Elrori / OV_camera_on_FPGALinks
OV7670 (Verilog HDL)Drive for FPGA
☆17Updated 6 years ago
Alternatives and similar repositories for OV_camera_on_FPGA
Users that are interested in OV_camera_on_FPGA are comparing it to the libraries listed below
Sorting:
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆24Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆57Updated 11 months ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆21Updated 5 years ago
- A MCU implementation based PODES-M0O☆18Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆29Updated 9 months ago
- ☆16Updated 6 years ago
- 基于FPGA的FFT☆18Updated 6 years ago
- 平头哥无剑100开源SoC平台(双核E902,安全启动,BootROM,IOPMP,Mailbox,RSA-2048,SHA-2, WS2812,Flash)☆19Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆40Updated 2 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆17Updated 5 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆37Updated 3 years ago
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆10Updated 5 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- ☆25Updated 4 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆19Updated 10 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- Basic floating-point components for RISC-V processors☆10Updated 7 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆35Updated 7 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago