Elrori / OV_camera_on_FPGALinks
OV7670 (Verilog HDL)Drive for FPGA
☆16Updated 6 years ago
Alternatives and similar repositories for OV_camera_on_FPGA
Users that are interested in OV_camera_on_FPGA are comparing it to the libraries listed below
Sorting:
- ☆16Updated 6 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆25Updated 8 months ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆24Updated last year
- 基于FPGA的FFT☆17Updated 6 years ago
- 平头哥无剑100开源SoC平台(双核E902,安全启动,BootROM,IOPMP,Mailbox,RSA-2048,SHA-2, WS2812,Flash)☆19Updated last year
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- FPGA Technology Exchange Group相关文件管理☆45Updated last month
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- ☆14Updated 5 years ago
- ☆10Updated 4 years ago
- USB1.1 Host Controller + PHY☆14Updated 3 years ago
- Basic floating-point components for RISC-V processors☆10Updated 7 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆37Updated 3 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆17Updated 5 years ago
- 位宽和深度可定制的异步FIFO☆13Updated last year
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- UVM testbench for verifying the Pulpino SoC☆13Updated 5 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 5 months ago
- ☆14Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆55Updated 11 months ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆22Updated 2 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 4 years ago
- An AXI DDR3 SDRAM controller for FPGA☆36Updated last year
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆25Updated last year