Elrori / OV_camera_on_FPGALinks
OV7670 (Verilog HDL)Drive for FPGA
☆18Updated 6 years ago
Alternatives and similar repositories for OV_camera_on_FPGA
Users that are interested in OV_camera_on_FPGA are comparing it to the libraries listed below
Sorting:
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- ☆16Updated 6 years ago
- 平头哥无剑100开源SoC平台(双核E902,安全启动,BootROM,IOPMP,Mailbox,RSA-2048,SHA-2, WS2812,Flash)☆21Updated 2 years ago
- 位宽和深度可定制的异步FIFO☆13Updated last year
- 基于FPGA的FFT☆19Updated 6 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Updated 5 years ago
- Simple demo showing how to use the ping pong FIFO☆15Updated 9 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Updated 4 years ago
- ☆20Updated 3 years ago
- A MCU implementation based PODES-M0O☆18Updated 5 years ago
- A Voila-Jones face detector hardware implementation☆32Updated 6 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 3 years ago
- ☆10Updated 5 years ago
- An AXI DDR3 SDRAM controller for FPGA☆39Updated last year
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆35Updated 4 years ago
- Direct Access Memory for MPSoC☆13Updated 4 months ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- ☆37Updated 10 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆25Updated last year
- FIR,FFT based on Verilog☆13Updated 7 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- ☆14Updated 6 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- ☆30Updated 4 years ago
- minimal code to access ps DDR from PL☆20Updated 5 years ago