Elrori / OV_camera_on_FPGA
OV7670 (Verilog HDL)Drive for FPGA
☆15Updated 6 years ago
Alternatives and similar repositories for OV_camera_on_FPGA:
Users that are interested in OV_camera_on_FPGA are comparing it to the libraries listed below
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆51Updated 8 months ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆31Updated 5 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆23Updated last year
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- ☆16Updated 5 years ago
- 基于FPGA的FFT☆12Updated 6 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆36Updated 3 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆21Updated 3 weeks ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆18Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆23Updated 6 months ago
- Hardware implementation of HDR image producing algorithm☆16Updated 2 years ago
- QSPI for SoC☆22Updated 5 years ago
- FPGA 同步FIFO与异步FIFO☆29Updated 6 years ago
- A Voila-Jones face detector hardware implementation☆32Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- ☆9Updated 4 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆13Updated 5 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- configurable cordic core in verilog☆49Updated 10 years ago
- 平头哥无剑100开源SoC平台(双核E902,安全启动,BootROM,IOPMP,Mailbox,RSA-2048,SHA-2, WS2812,Flash)☆18Updated last year
- 学习AXI接口,以及xilinx DDR3 IP使用☆36Updated 8 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- 【例程】国产高云FPGA 开发板及其工程☆26Updated 5 months ago