Open design rule (1um)
☆22Oct 18, 2022Updated 3 years ago
Alternatives and similar repositories for OpenRule1um
Users that are interested in OpenRule1um are comparing it to the libraries listed below
Sorting:
- ☆44Jan 26, 2020Updated 6 years ago
- ☆38Dec 29, 2022Updated 3 years ago
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆18Jun 15, 2020Updated 5 years ago
- ☆59Jul 11, 2025Updated 7 months ago
- FPGA samples☆24Sep 25, 2025Updated 5 months ago
- pyVhdl2sch is a python based VHDL to (pdf) schematic converter☆33Oct 20, 2019Updated 6 years ago
- An example of analogue design using open source IC design tools☆29Jul 22, 2021Updated 4 years ago
- Coriolis VLSI EDA Tool (LIP6)☆81Jan 25, 2026Updated last month
- ☆33Jan 24, 2020Updated 6 years ago
- Pebble Watchface: Multifunctional Seven Segment☆11Nov 27, 2017Updated 8 years ago
- ☆13Sep 14, 2021Updated 4 years ago
- Atari 2600 Open-source System-on-Chip (SoC)☆52Dec 10, 2025Updated 2 months ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Jul 2, 2023Updated 2 years ago
- A simple directions app for the now discontinued Pebble smartwatch☆11Apr 16, 2020Updated 5 years ago
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 8 years ago
- Conway's Game of Life for the Arduboy☆10May 11, 2019Updated 6 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- Custom 6502 Video Game Console☆12Updated this week
- A library for connecting Bluefruit compatible boards to Neosensory hardware.☆11Apr 5, 2024Updated last year
- [CVPRW'22] A privacy attack that exploits Adversarial Training models to compromise the privacy of Federated Learning systems.☆12Jul 7, 2022Updated 3 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- Repo for the development and maintenance of the Collection+JSON media type☆61Jun 28, 2019Updated 6 years ago
- RISC-V 64 CPU☆10Oct 4, 2025Updated 4 months ago
- 西安电子科技大学本科生毕业设计（论文）LaTeX模 板☆11Jun 7, 2016Updated 9 years ago
- Package manager that can be used to install (ROS) dependencies☆13Updated this week
- Implemetation of pipelined ARM7TDMI processor in Verilog☆94Apr 19, 2018Updated 7 years ago
- ☆10Feb 27, 2020Updated 6 years ago
- ☆11May 10, 2024Updated last year
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- servo controlled word clock☆12Feb 3, 2026Updated 3 weeks ago
- This is Part 1 of creating a basic JavaScript watchface using Pebble's new native JavaScript API Rocky.js.☆12Oct 18, 2016Updated 9 years ago
- Design data files for MakeLSI☆11Jul 9, 2016Updated 9 years ago
- Turing Complete circuit to verilog☆14May 17, 2022Updated 3 years ago
- The final code of a two-hour challenge to simulate and implement a SUBLEQ SISC machine☆14Jul 2, 2017Updated 8 years ago
- Alliance VLSI CAD Tools (LIP6)☆19Dec 11, 2025Updated 2 months ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- Word clock wristwatch using the TIMESQUARE watch and custom faceplate.☆11Aug 17, 2020Updated 5 years ago
- Pebble Package for Sublime Text☆22Dec 20, 2015Updated 10 years ago
- FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64☆15Aug 22, 2019Updated 6 years ago