MakeLSI / OpenRule1um
Open design rule (1um)
☆18Updated 2 years ago
Alternatives and similar repositories for OpenRule1um:
Users that are interested in OpenRule1um are comparing it to the libraries listed below
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆44Updated 3 years ago
- Open source RISC-V IP core for FPGA/ASIC design☆30Updated 7 months ago
- Basic Common Modules☆37Updated 2 months ago
- 10G Ethernet MAC implementation☆21Updated 4 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆36Updated 3 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Updated 9 months ago
- Polyphony is Python based High-Level Synthesis compiler.☆102Updated 3 weeks ago
- ☆36Updated 2 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆27Updated last month
- ☆47Updated this week
- Original FPGA platform☆57Updated this week
- Characterizer☆21Updated 6 months ago
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆101Updated 3 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- ☆19Updated 4 years ago
- SERV RISC-V sample for Tang Nano FPGA board☆19Updated 5 years ago
- (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…☆20Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆32Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆47Updated 2 years ago
- ☆52Updated 6 months ago
- ☆33Updated 3 months ago
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆17Updated 4 years ago
- ☆14Updated 8 years ago
- ☆19Updated last year
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆26Updated 3 years ago
- RISC-V RV32IMAFC Core for MCU☆36Updated 3 weeks ago
- Virtual Platform for AWS FPGA support☆15Updated 6 years ago
- Yosys plugin for logic locking and supply-chain security☆22Updated 7 months ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆52Updated 8 years ago