MakeLSI / OpenRule1umLinks
Open design rule (1um)
☆21Updated 3 years ago
Alternatives and similar repositories for OpenRule1um
Users that are interested in OpenRule1um are comparing it to the libraries listed below
Sorting:
- ☆38Updated 3 years ago
- Basic Common Modules☆46Updated 3 weeks ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 3 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 11 months ago
- Quick'n'dirty FuseSoC+cocotb example☆19Updated last year
- An open source PDK using TIGFET 10nm devices.☆54Updated 3 years ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- Analog and power building blocks for sky130 pdk☆21Updated 4 years ago
- RISC-V RV32IMAFC Core for MCU☆40Updated 11 months ago
- ☆38Updated last year
- Convert an image to a GDS format for inclusion in a zerotoasic project☆17Updated 3 years ago
- ☆71Updated last year
- Original FPGA platform☆71Updated this week
- ☆38Updated 3 years ago
- Docker Development Environment for SpinalHDL☆20Updated last year
- Future Electronics Creative Eval Board featuring a Microsemi SmartFusion2 or IGLOO2 FPGA☆16Updated 6 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 4 years ago
- FPGA250 aboard the eFabless Caravel☆32Updated 5 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 5 months ago
- ☆59Updated 5 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆76Updated 2 weeks ago
- ☆43Updated 3 years ago
- ☆26Updated 4 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Updated 9 months ago
- Yosys plugin for logic locking and supply-chain security☆23Updated 8 months ago
- ☆47Updated 2 years ago
- End-to-End Open-Source I2C GPIO Expander☆33Updated last week
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago