MakeLSI / OpenRule1umLinks
Open design rule (1um)
☆22Updated 3 years ago
Alternatives and similar repositories for OpenRule1um
Users that are interested in OpenRule1um are comparing it to the libraries listed below
Sorting:
- Convert an image to a GDS format for inclusion in a zerotoasic project☆18Updated 3 years ago
- ☆72Updated last year
- Basic Common Modules☆46Updated last month
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Updated 3 years ago
- Flip flop setup, hold & metastability explorer tool☆52Updated 3 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Updated last year
- An open source PDK using TIGFET 10nm devices.☆56Updated 3 years ago
- Wishbone interconnect utilities☆44Updated last month
- ☆38Updated 3 years ago
- ☆38Updated last year
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Updated last week
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆49Updated this week
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Updated 4 years ago
- Future Electronics Creative Eval Board featuring a Microsemi SmartFusion2 or IGLOO2 FPGA☆16Updated 6 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆51Updated 3 years ago
- sample VCD files☆40Updated last month
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆45Updated 4 years ago
- Bitstream relocation and manipulation tool.☆51Updated 3 years ago
- RISC-V RV32IMAFC Core for MCU☆42Updated last year
- Analog and power building blocks for sky130 pdk☆22Updated 4 years ago
- 10G Ethernet MAC implementation☆23Updated 5 years ago
- ☆41Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆59Updated 2 months ago
- Docker Development Environment for SpinalHDL☆20Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆19Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- A Fully Open-Source Verilog-to-PCB Flow☆26Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆28Updated 3 weeks ago
- LunaPnR is a place and router for integrated circuits☆47Updated 6 months ago