MakeLSI / OpenRule1um

Related projects: ⓘ

• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆43Updated 3 years ago
• fixstars / xg_mac
  10G Ethernet MAC implementation
  ☆21Updated 4 years ago
• pezy-computing / pzbcm
  Basic Common Modules
  ☆34Updated 2 months ago
• snishizawa / libretto
  Characterizer
  ☆19Updated 3 weeks ago
• vengineer-systemverilog / All-of-SystemVerilog
  みんなのSystemVerilog
  ☆19Updated 2 years ago
• efabless / caravel_board
  ☆31Updated last month
• diningyo / dirv
  This is my first trial project for designing RISC-V in Chisel
  ☆17Updated 4 months ago
• efabless / sky130_sram_macros_old
  ☆35Updated 2 years ago
• ryuz / jelly
  Original FPGA platform
  ☆50Updated last week
• munetomo-maruyama / mmRISC-1
  RISC-V RV32IMAFC Core for MCU
  ☆34Updated 2 weeks ago
• aquaxis / synverll
  ☆14Updated 8 years ago
• efabless / caravel_mgmt_soc_litex
  https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/
  ☆24Updated this week
• rits-drsl / ZybotR2-96-fpt19
  An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019
  ☆17Updated 4 years ago
• mattvenn / flipflop_demo
  Flip flop setup, hold & metastability explorer tool
  ☆31Updated last year
• mineda-support / ICPS2023_5
  ☆33Updated last month
• TheMightyDuckOfDoom / liberty74
  A Fully Open-Source Verilog-to-PCB Flow
  ☆14Updated 2 months ago
• colognechip / gatemate_ila
  The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …
  ☆47Updated 2 weeks ago
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆30Updated 2 months ago
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆99Updated 2 years ago
• efabless / clear
  ☆55Updated last month
• andylithia / Project-Yatsuhashi-Chip1
  ☆39Updated last year
• Digilent / Arty
  ☆48Updated 8 years ago
• mattvenn / openlane_summary
  ☆18Updated 11 months ago
• plex1 / SpinalDev
  Docker Development Environment for SpinalHDL
  ☆18Updated last month
• google / globalfoundries-pdks
  Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.
  ☆45Updated 2 years ago
• olofk / fusesocotb
  Quick'n'dirty FuseSoC+cocotb example
  ☆17Updated 3 months ago
• tongchen126 / Boot-Debian-On-Litex-Rocket
  ☆12Updated 2 years ago
• chili-chips-ba / openCologne
  Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…
  ☆37Updated this week
• QuickLogic-Corp / quicklogic-fpga-toolchain
  Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP
  ☆36Updated 3 years ago
• chili-chips-ba / openXC7-TetriSaraj
  Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…
  ☆18Updated 6 months ago