MakeLSI / OpenRule1umLinks
Open design rule (1um)
☆21Updated 2 years ago
Alternatives and similar repositories for OpenRule1um
Users that are interested in OpenRule1um are comparing it to the libraries listed below
Sorting:
- Flip flop setup, hold & metastability explorer tool☆46Updated 2 years ago
- Basic Common Modules☆44Updated this week
- ☆38Updated 3 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 7 months ago
- ☆36Updated 9 months ago
- Yosys plugin for logic locking and supply-chain security☆22Updated 4 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆22Updated last month
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆15Updated 3 years ago
- RISC-V RV32IMAFC Core for MCU☆38Updated 6 months ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- 10G Ethernet MAC implementation☆21Updated 5 years ago
- ☆42Updated 3 years ago
- Virtual Platform for AWS FPGA support☆16Updated 6 years ago
- ☆39Updated 2 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆47Updated 3 weeks ago
- Future Electronics Creative Eval Board featuring a Microsemi SmartFusion2 or IGLOO2 FPGA☆16Updated 5 years ago
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆17Updated 5 years ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Updated 4 years ago
- Docker Development Environment for SpinalHDL☆20Updated last year
- Wishbone interconnect utilities☆41Updated 6 months ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆53Updated 8 years ago
- Characterizer☆30Updated 2 weeks ago
- sample VCD files☆37Updated last month
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆141Updated 2 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- ☆55Updated last month
- みんなのSystemVerilog☆19Updated 3 years ago
- USB virtual model in C++ for Verilog☆31Updated 10 months ago