Alternatives and similar repositories for OpenRule1um

Users that are interested in OpenRule1um are comparing it to the libraries listed below

• jazvw / chip_art
  Convert an image to a GDS format for inclusion in a zerotoasic project
  ☆18Updated 3 years ago
• efabless / sky130_sram_macros_old
  ☆38Updated 3 years ago
• ryuz / jelly
  Original FPGA platform
  ☆71Updated this week
• munetomo-maruyama / mmRISC-1
  RISC-V RV32IMAFC Core for MCU
  ☆42Updated last year
• olofk / wb_intercon
  Wishbone interconnect utilities
  ☆44Updated last month
• vsdip / vsdsram_sky130
  ☆41Updated 3 years ago
• efabless / clear
  ☆72Updated last year
• mineda-support / ICPS2023_5
  ☆59Updated 6 months ago
• efabless / caravel_board
  ☆38Updated last year
• olofk / fusesocotb
  Quick'n'dirty FuseSoC+cocotb example
  ☆19Updated last year
• mattvenn / multi_project_tools
  tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles
  ☆37Updated 3 years ago
• westonb / sky130-analog
  Analog and power building blocks for sky130 pdk
  ☆22Updated 4 years ago
• pezy-computing / pzbcm
  Basic Common Modules
  ☆46Updated last month
• dineshannayya / yifive_r0
  A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program
  ☆21Updated 2 years ago
• efabless / caravel_mgmt_soc_litex
  https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/
  ☆29Updated last year
• mattvenn / flipflop_demo
  Flip flop setup, hold & metastability explorer tool
  ☆52Updated 3 years ago
• lnis-uofu / TIGFET-10nm-PDK
  An open source PDK using TIGFET 10nm devices.
  ☆56Updated 3 years ago
• stineje / sky130RHBDlib
  Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130
  ☆13Updated this week
• mole99 / greyhound-ihp
  Greyhound on IHP SG13G2 0.13 μm BiCMOS process
  ☆80Updated last week
• FPGA-Research / byteman
  Bitstream relocation and manipulation tool.
  ☆51Updated 3 years ago
• maikmerten / spu32
  Small Processing Unit 32: A compact RV32I CPU written in Verilog
  ☆71Updated 3 years ago
• mattvenn / librelane_summary
  ☆26Updated 5 months ago
• WillGreen / timetoexplore
  Source code to accompany https://timetoexplore.net
  ☆64Updated 5 years ago
• rits-drsl / ZybotR2-96-fpt19
  An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019
  ☆18Updated 5 years ago
• ucb-cs250 / caravel_fpga250
  FPGA250 aboard the eFabless Caravel
  ☆32Updated 5 years ago
• vengineer-systemverilog / All-of-SystemVerilog
  みんなのSystemVerilog
  ☆19Updated 3 years ago
• fixstars / xg_mac
  10G Ethernet MAC implementation
  ☆23Updated 5 years ago
• QuickLogic-Corp / quicklogic-fpga-toolchain
  Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP
  ☆40Updated 4 years ago
• mabrains / sky130_ubuntu_setup
  Ubuntu scripts that are used for setting up your machine for Sky130 designs.
  ☆18Updated 4 years ago
• Future-Electronics-Design-Center / Creative-Eval-Board
  Future Electronics Creative Eval Board featuring a Microsemi SmartFusion2 or IGLOO2 FPGA
  ☆16Updated 6 years ago