Synchronous FIFOs designed in Verilog/System Verilog.
☆25Dec 21, 2025Updated 2 months ago
Alternatives and similar repositories for fifo
Users that are interested in fifo are comparing it to the libraries listed below
Sorting:
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆30Nov 3, 2025Updated 4 months ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org)☆11Apr 9, 2015Updated 10 years ago
- Generic FIFO implementation with optional FWFT☆61May 27, 2020Updated 5 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- ☆33Jan 24, 2020Updated 6 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 5 years ago
- OFS Platform Components☆19May 28, 2025Updated 9 months ago
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆49Mar 3, 2024Updated 2 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Oct 31, 2017Updated 8 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Apr 15, 2018Updated 7 years ago
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated last month
- 常用Verilog模块☆20Mar 3, 2020Updated 6 years ago
- Verilog based FPGA Design of SHA256 Simulated on ModelSim☆23May 18, 2018Updated 7 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Aug 23, 2019Updated 6 years ago
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Apr 18, 2025Updated 10 months ago
- umbrella project helps you to build up onnc from scratch☆24Mar 14, 2022Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆25Jul 14, 2020Updated 5 years ago
- development interface mil-std-1553b for system on chip☆24Feb 2, 2018Updated 8 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Jan 30, 2025Updated last year
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆34Jun 30, 2021Updated 4 years ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- Side-channel analysis setup for OpenTitan☆37Nov 3, 2025Updated 4 months ago
- ☆28Nov 20, 2025Updated 3 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- DAG-based blockchain☆10Apr 20, 2019Updated 6 years ago
- Kernel mode to user mode dll injection.☆14Nov 10, 2024Updated last year
- EpicSim Project☆71Mar 1, 2021Updated 5 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆40Jun 24, 2020Updated 5 years ago
- This repository contain source code for ngspice and ghdl integration☆34Feb 25, 2026Updated last week
- Hypervisor implementation for x86_64 ISA MIT JOS☆34Aug 13, 2014Updated 11 years ago
- SST Macro Element Library☆36Nov 5, 2025Updated 3 months ago
- This is a hanabi AI bot that can play on http://keldon.net/hanabi/☆11May 29, 2017Updated 8 years ago