Alternatives and similar repositories for pycds:

Users that are interested in pycds are comparing it to the libraries listed below

• benvarkey / JuVi
  Jupyter kernel for Cadence SKILL
  ☆22Updated 7 years ago
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆33Updated 2 years ago
• curtisma / VirtuosoToolboxMatlab
  MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System
  ☆28Updated 7 years ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆53Updated 7 years ago
• unnir / CadenceSKILL-Python
  Inter Process Communication (IPC) between Python and Cadence Virtuoso
  ☆76Updated 8 years ago
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆56Updated 2 months ago
• dreoilin / pygmid
  A python3 gm/ID starter kit
  ☆44Updated 4 months ago
• ananthchellappa / SKILL
  Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.
  ☆41Updated 3 months ago
• medwatt / gmid
  Python script for generating lookup tables for the gm/ID design methodology and much more ...
  ☆61Updated 10 months ago
• wulffern / aic2023
  Advanced integrated circuits 2023
  ☆29Updated 11 months ago
• fengqzHD / gmIdNeoKit
  Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit
  ☆42Updated 4 years ago
• mdmfernandes / socad
  Connect Cadence Virtuoso to a Python client using sockets.
  ☆15Updated 4 years ago
• KenKundert / flicker-noise
  How to correctly write a flicker-noise model for RF simulation.
  ☆19Updated 2 years ago
• bmurmann / Book-on-gm-ID-design
  Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"
  ☆115Updated 10 months ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆35Updated 2 years ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆63Updated 3 weeks ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆45Updated 2 years ago
• cdsgit / cdsgit
  Cadence Virtuoso Git Integration written in SKILL++
  ☆151Updated 2 years ago
• cascode-labs / virtue
  A Python and SKILL Framework for Cadence Virtuoso
  ☆34Updated 10 months ago
• siddhantladdha / analog_daddy
  This library is an attempt to make transistor sizing for Analog design less painful.
  ☆17Updated last year
• AugustUnderground / pyspectre
  Python interface for Cadence Spectre
  ☆9Updated 2 months ago
• iic-jku / osic-multitool
  JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.
  ☆56Updated 2 months ago
• ucb-art / bag
  BAG framework
  ☆22Updated last month
• wulffern / aicex
  Files for Advanced Integrated Circuits
  ☆27Updated last week
• bmurmann / Ngspice-on-Colab
  Sandbox for experimenting with Ngspice and open PDKs in Google Colab
  ☆22Updated 7 months ago
• ebecheto / Skill
  my cadence/virtuoso/icfb skill functions develloped over the years
  ☆122Updated this week
• richard259 / serdespy
  Python library for SerDes modelling
  ☆62Updated 6 months ago
• tclarke / sky130radio
  components and examples for creating radio ICs using the open skywater 130nm PDK
  ☆18Updated 4 years ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆52Updated this week
• muhammadaldacher / Analog-Design-of-Bootstrapped-Switch
  This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…
  ☆10Updated 5 years ago