controlpaths / filterbuilderLinks
Filter builder tool
☆18Updated 3 years ago
Alternatives and similar repositories for filterbuilder
Users that are interested in filterbuilder are comparing it to the libraries listed below
Sorting:
- SAR ADC on tiny tapeout☆42Updated 6 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 4 months ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆29Updated 6 months ago
- assorted library of utility cores for amaranth HDL☆94Updated 10 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆54Updated 4 months ago
- Projects published on controlpaths.com and hackster.io☆41Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 2 weeks ago
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆48Updated last year
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- Flip flop setup, hold & metastability explorer tool☆36Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- A padring generator for ASICs☆25Updated 2 years ago
- PicoRV☆44Updated 5 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆57Updated this week
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆11Updated 2 weeks ago
- Time to Digital Converter (TDC)☆31Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆98Updated 2 weeks ago
- Library of reusable VHDL components☆28Updated last year
- Scripts to build and use docker images including GHDL☆41Updated 8 months ago
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆92Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated last month
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated last week
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆34Updated last month
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆63Updated 3 weeks ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated 2 weeks ago