controlpaths / filterbuilderLinks
Filter builder tool
☆18Updated 3 years ago
Alternatives and similar repositories for filterbuilder
Users that are interested in filterbuilder are comparing it to the libraries listed below
Sorting:
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- SAR ADC on tiny tapeout☆42Updated 8 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated last week
- assorted library of utility cores for amaranth HDL☆96Updated last year
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 6 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated 3 weeks ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- Virtual development board for HDL design☆42Updated 2 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆74Updated last week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆29Updated 9 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 2 months ago
- Projects published on controlpaths.com and hackster.io☆42Updated 3 years ago
- ☆11Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated 2 weeks ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆34Updated 3 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- PicoRV☆43Updated 5 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆27Updated last week
- Specification of the Wishbone SoC Interconnect Architecture☆46Updated 3 years ago
- USB virtual model in C++ for Verilog☆31Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated last month
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆27Updated last week
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆90Updated 3 months ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- System on Chip toolkit for Amaranth HDL☆93Updated last year
- Scripts to build and use docker images including GHDL☆42Updated 10 months ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 2 years ago