controlpaths / filterbuilderLinks
Filter builder tool
☆18Updated 3 years ago
Alternatives and similar repositories for filterbuilder
Users that are interested in filterbuilder are comparing it to the libraries listed below
Sorting:
- SAR ADC on tiny tapeout☆43Updated 10 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated 4 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 8 months ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆30Updated this week
- Projects published on controlpaths.com and hackster.io☆42Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆108Updated 2 weeks ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆17Updated this week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 weeks ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆81Updated last month
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆36Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆44Updated last week
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated this week
- A padring generator for ASICs☆25Updated 2 years ago
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆60Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated 2 months ago
- assorted library of utility cores for amaranth HDL☆97Updated last year
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- Time to Digital Converter (TDC)☆34Updated 4 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆61Updated 3 months ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Updated 10 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Updated 5 months ago
- ☆38Updated 2 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- LiteX development baseboards arround the SQRL Acorn.☆72Updated 8 months ago
- Virtual Development Board☆64Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- CologneChip GateMate FPGA Module: GMM-7550☆26Updated last month