Complete tutorial code.
☆23Apr 29, 2024Updated last year
Alternatives and similar repositories for tutorial
Users that are interested in tutorial are comparing it to the libraries listed below
Sorting:
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 7 months ago
- ☆12Aug 12, 2022Updated 3 years ago
- This repo contains the skeleton scripts for running a full RTL2GDS flow using Cadence tools, as demonstrated in the Full RTL2GDS Demo pre…☆66Oct 18, 2025Updated 5 months ago
- Design and UVM-TB of RISC -V Microprocessor☆34Jun 27, 2024Updated last year
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆20Aug 5, 2023Updated 2 years ago
- ☆11Mar 12, 2024Updated 2 years ago
- understanding of cocotb （In Chinese Only）☆21Jun 10, 2025Updated 9 months ago
- ☆14Mar 9, 2026Updated last week
- ☆11May 8, 2022Updated 3 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- Design Verification Engineer interview preparation guide.☆46Jul 20, 2025Updated 8 months ago
- Submission template for Tiny Tapeout 6 - Verilog HDL Projects☆35May 3, 2024Updated last year
- This repository is a summary of the RISC-V based MYTH workshop organised by VSD and Redwood EDA, made by Ahtesham Ahmed of grade 8.☆22May 12, 2025Updated 10 months ago
- CMake based hardware build system☆35Updated this week
- A tiny RISC-V instruction decoder and instruction set simulator☆35Oct 24, 2025Updated 4 months ago
- Paper Collection of Deep Learning Hardware Accelerator☆17Jun 2, 2019Updated 6 years ago
- Collect some IC specs for learning.☆21Jun 25, 2024Updated last year
- Unit testing for cocotb☆169Dec 6, 2025Updated 3 months ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 11 years ago
- Light-weight MIPS R4000 and RISC-V system simulator☆19Mar 3, 2026Updated 2 weeks ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆64Aug 25, 2025Updated 6 months ago
- SAR ADC on tiny tapeout☆48Jan 29, 2025Updated last year
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 6 months ago
- ☆18May 5, 2022Updated 3 years ago
- This repo is for the Linkedin Learning course: Training Neural Networks in C++☆11Oct 24, 2023Updated 2 years ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Nov 19, 2025Updated 4 months ago
- A vision transformer based framework for classifying executable images as benign or malicious☆10Mar 19, 2024Updated 2 years ago
- A complete UVM TB for verification of single port 64KB RAM☆17Apr 16, 2021Updated 4 years ago
- The UVM written in Python☆17Dec 26, 2025Updated 2 months ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 2 years ago
- UART models for cocotb☆34Sep 7, 2025Updated 6 months ago
- Companion Material for the book: Building Embedded Systems - Programmable Hardware☆14Jun 6, 2016Updated 9 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆12Sep 3, 2019Updated 6 years ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆17Sep 23, 2020Updated 5 years ago
- ☆18Jun 2, 2025Updated 9 months ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆21Mar 2, 2023Updated 3 years ago