Drawio => VHDL and Verilog
☆62Oct 15, 2023Updated 2 years ago
Alternatives and similar repositories for drawio-hdl-builder
Users that are interested in drawio-hdl-builder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Jul 12, 2023Updated 3 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Jan 13, 2025Updated last year
- IP-XACT XML binding library☆17Jun 23, 2016Updated 10 years ago
- A tool for modeling FSMs by VHDL or Verilog☆14Updated this week
- ☆15Dec 18, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 3 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- ☆15Dec 1, 2022Updated 3 years ago
- ☆11Aug 29, 2026Updated last month
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- ☆25Jun 23, 2024Updated 2 years ago
- ☆19Oct 5, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Simple 6502 system on a ULX3S FPGA board☆20Feb 26, 2020Updated 6 years ago
- DisplayPort IP-core☆91May 8, 2026Updated 5 months ago
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Sep 28, 2026Updated 2 weeks ago
- A flexible and scalable development platform for modern FPGA projects.☆47Oct 7, 2026Updated last week
- ☆13Jun 9, 2022Updated 4 years ago
- Методические материалы курса "Практикум по ПЛИС"☆50May 29, 2026Updated 4 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆134Updated this week
- Control and Status Register map generator for HDL projects☆149May 24, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Полезные ресурсы по тематике FPGA / ПЛИС☆185Oct 28, 2025Updated 11 months ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆33Mar 13, 2025Updated last year
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆37Jun 30, 2024Updated 2 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆56Dec 6, 2023Updated 2 years ago
- A Galois LFSR implementation along with related utilities☆13Jan 24, 2019Updated 7 years ago
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…☆105Jan 12, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆22Sep 26, 2025Updated last year
- SystemVerilog IPs and Modules for architectural redundancy designs.☆23Updated this week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆50Jun 19, 2024Updated 2 years ago
- ☆36Apr 22, 2026Updated 5 months ago
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- Sticky sticky PCI☆10Oct 25, 2018Updated 7 years ago