Drawio => VHDL and Verilog
☆62Oct 15, 2023Updated 3 years ago
Alternatives and similar repositories for drawio-hdl-builder
Users that are interested in drawio-hdl-builder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Jul 12, 2023Updated 3 years ago
- A tool for creating HDL-Schematics☆10Updated this week
- XTRX LiteX/LitePCIe based design for Julia Computing☆27Mar 11, 2024Updated 2 years ago
- ☆25Jun 23, 2024Updated 2 years ago
- IP-XACT XML binding library☆17Jun 23, 2016Updated 10 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆16Aug 15, 2021Updated 5 years ago
- a hardware task scheduler design☆11Sep 14, 2022Updated 4 years ago
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆11Jun 19, 2026Updated 4 months ago
- ☆11Aug 29, 2026Updated 2 months ago
- A Galois LFSR implementation along with related utilities☆13Jan 24, 2019Updated 7 years ago
- A tool for modeling FSMs by VHDL or Verilog☆15Oct 28, 2026Updated last week
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆43Feb 20, 2021Updated 5 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆15Dec 1, 2022Updated 3 years ago
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- ☆33Nov 25, 2022Updated 3 years ago
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆65Aug 21, 2023Updated 3 years ago
- ☆15Dec 18, 2022Updated 3 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- 🌊 CLI tool for RTL waveform (VCD/FST/FSDB) inspection☆72Oct 22, 2026Updated last week
- Полезные ресурсы по тематике FPGA / ПЛИС☆186Oct 28, 2025Updated last year
- ☆19Oct 5, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Jan 13, 2025Updated last year
- A simple, user-friendly spectrum analyzer/electronic warfare tool based on cariboulite.☆19May 30, 2026Updated 5 months ago
- Quick'n'dirty FuseSoC+cocotb example☆20Nov 26, 2024Updated last year
- ☆13Jun 9, 2022Updated 4 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Sep 28, 2026Updated last month
- Методические материалы курса "Практикум по ПЛИС"☆50May 29, 2026Updated 5 months ago
- A flexible and scalable development platform for modern FPGA projects.☆48Updated this week
- A Python package for generating HDL wrappers and top modules for HDL sources☆134Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated 2 years ago
- Code generation tool for control and status registers☆477Sep 11, 2026Updated last month
- A simple, scalable, source-synchronous, all-digital DDR link☆42Updated this week
- DisplayPort IP-core☆92Oct 15, 2026Updated 2 weeks ago
- Simple 6502 system on a ULX3S FPGA board☆20Feb 26, 2020Updated 6 years ago