Drawio => VHDL and Verilog
☆61Oct 15, 2023Updated 2 years ago
Alternatives and similar repositories for drawio-hdl-builder
Users that are interested in drawio-hdl-builder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Jul 12, 2023Updated 2 years ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- Методические материалы курса "Практикум по ПЛИС"☆45Mar 14, 2026Updated last week
- A tool for modeling FSMs by VHDL or Verilog☆12Updated this week
- ☆14Dec 18, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 2 years ago
- ☆18Oct 5, 2020Updated 5 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- ☆15Dec 1, 2022Updated 3 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Jan 13, 2025Updated last year
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- ☆21Sep 26, 2025Updated 5 months ago
- ☆33Nov 25, 2022Updated 3 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- ☆86Updated this week
- Simple 6502 system on a ULX3S FPGA board☆18Feb 26, 2020Updated 6 years ago
- ☆24Jun 23, 2024Updated last year
- An abstraction library for interfacing EDA tools☆754Mar 11, 2026Updated 2 weeks ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- DisplayPort IP-core☆84Mar 2, 2026Updated 3 weeks ago
- Полезные ресурсы по тематике FPGA / ПЛИС☆178Oct 28, 2025Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- ☆13Jun 9, 2022Updated 3 years ago
- Control and Status Register map generator for HDL projects☆133May 24, 2025Updated 10 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- A collection of resources for the EBAZ4205 FPGA board.☆17Jun 30, 2021Updated 4 years ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆35Jun 30, 2024Updated last year
- SystemVerilog synthesis tool☆229Mar 10, 2025Updated last year
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆32Mar 13, 2025Updated last year
- SystemVerilog IPs and Modules for architectural redundancy designs.☆18Nov 12, 2025Updated 4 months ago
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 4 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆54Dec 6, 2023Updated 2 years ago
- Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…☆102Jan 12, 2021Updated 5 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- A Galois LFSR implementation along with related utilities☆13Jan 24, 2019Updated 7 years ago
- An RF circuit simulator☆25Dec 23, 2025Updated 3 months ago
- ☆15Oct 1, 2024Updated last year
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 9 years ago