FPGA-Systems / drawio-hdl-builderLinks
Drawio => VHDL and Verilog
☆55Updated last year
Alternatives and similar repositories for drawio-hdl-builder
Users that are interested in drawio-hdl-builder are comparing it to the libraries listed below
Sorting:
- An open-source HDL register code generator fast enough to run in real time.☆68Updated this week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- ☆26Updated last year
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆24Updated 3 months ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆6Updated last week
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources