Drawio => VHDL and Verilog
☆62Oct 15, 2023Updated 2 years ago
Alternatives and similar repositories for drawio-hdl-builder
Users that are interested in drawio-hdl-builder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Jul 12, 2023Updated 2 years ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- Методические материалы курса "Практикум по ПЛИС"☆47May 29, 2026Updated 2 weeks ago
- A tool for modeling FSMs by VHDL or Verilog☆14May 20, 2026Updated 3 weeks ago
- ☆15Dec 18, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 3 years ago
- ☆19Oct 5, 2020Updated 5 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- ☆15Dec 1, 2022Updated 3 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Jan 13, 2025Updated last year
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆18Aug 24, 2024Updated last year
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- ☆22Sep 26, 2025Updated 8 months ago
- ☆33Nov 25, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- ☆115May 23, 2026Updated 3 weeks ago
- Simple 6502 system on a ULX3S FPGA board☆19Feb 26, 2020Updated 6 years ago
- ☆25Jun 23, 2024Updated last year
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- An abstraction library for interfacing EDA tools☆771Apr 24, 2026Updated last month
- DisplayPort IP-core☆86May 8, 2026Updated last month
- Полезные ресурсы по тематике FPGA / ПЛИС☆180Oct 28, 2025Updated 7 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆13Jun 9, 2022Updated 4 years ago
- Control and Status Register map generator for HDL projects☆139May 24, 2025Updated last year
- A collection of resources for the EBAZ4205 FPGA board.☆19Jun 30, 2021Updated 4 years ago
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆37Jun 30, 2024Updated last year
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆33Mar 13, 2025Updated last year
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆55Dec 6, 2023Updated 2 years ago
- Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…☆104Jan 12, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SystemVerilog IPs and Modules for architectural redundancy designs.☆20May 29, 2026Updated 2 weeks ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- A Galois LFSR implementation along with related utilities☆13Jan 24, 2019Updated 7 years ago
- Generate Verilog code from a KiCad netlist☆68Nov 2, 2024Updated last year
- An RF circuit simulator☆29Dec 23, 2025Updated 5 months ago
- ☆15Oct 1, 2024Updated last year
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 9 years ago