yaseensalah / Digital-Design-of-FIR-FilterLinks
Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Verilog RTL Design and Simulink Testing with .wav audio files.
☆29Updated 2 years ago
Alternatives and similar repositories for Digital-Design-of-FIR-Filter
Users that are interested in Digital-Design-of-FIR-Filter are comparing it to the libraries listed below
Sorting:
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated 2 years ago
- FIR band-pass filter using Verilog HDL.☆12Updated 5 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆48Updated 9 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆34Updated 5 years ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆72Updated last month
- FIR implemention with Verilog☆50Updated 6 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Updated 5 years ago
- Verilog RTL Design☆46Updated 4 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆34Updated 7 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- Implementing Different Adder Structures in Verilog☆76Updated 6 years ago
- Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images☆66Updated 4 years ago
- SPI interface connect to APB BUS with Verilog HDL☆38Updated 4 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆62Updated 3 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆28Updated 8 years ago
- PCIE 5.0 Graduation project (Verification Team)☆94Updated last year
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Updated 4 years ago
- LMS sound filtering by Verilog☆43Updated 5 years ago
- ☆45Updated last year
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆49Updated 6 years ago
- AXI Interconnect☆54Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆72Updated 3 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆29Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago