yaseensalah / Digital-Design-of-FIR-Filter
Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Verilog RTL Design and Simulink Testing with .wav audio files.
☆23Updated 2 years ago
Alternatives and similar repositories for Digital-Design-of-FIR-Filter:
Users that are interested in Digital-Design-of-FIR-Filter are comparing it to the libraries listed below
- FIR implemention with Verilog☆47Updated 5 years ago
- FIR band-pass filter using Verilog HDL.☆11Updated 4 years ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆14Updated 4 years ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆15Updated 3 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆32Updated 6 years ago
- LMS sound filtering by Verilog☆39Updated 5 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆42Updated 8 years ago
- FIR Filter in Verilog☆13Updated 5 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆30Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆63Updated 8 months ago
- Reed Solomon Encoder and Decoder Digital IP☆19Updated 4 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆41Updated last year
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- FIR filter implementation☆26Updated 5 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆29Updated 3 years ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆10Updated 3 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆31Updated 4 years ago
- CORDIC VLSI-IP for deep learning activation functions☆14Updated 5 years ago
- FFT implement by verilog_测试验证已通过☆55Updated 8 years ago
- SPI interface connect to APB BUS with Verilog HDL☆31Updated 3 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆27Updated 4 years ago
- ☆19Updated 2 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- ☆14Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- Must-have verilog systemverilog modules☆33Updated 3 years ago
- AXI Interconnect☆47Updated 3 years ago
- SPI Master Core clone from OpenCores☆11Updated 11 years ago