yaseensalah / Digital-Design-of-FIR-Filter
Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Verilog RTL Design and Simulink Testing with .wav audio files.
☆18Updated last year
Related projects: ⓘ
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆14Updated 3 years ago
- FIR implemention with Verilog☆43Updated 5 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆20Updated 3 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆26Updated 4 years ago
- All digital PLL☆24Updated 6 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆47Updated 7 years ago
- FIR Filter in Verilog☆11Updated 4 years ago
- FIR filter implementation☆21Updated 4 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆35Updated 7 years ago
- AXI4-Stream FIR filter IP☆11Updated last year
- Integration of SIFT and LES Algorithms☆11Updated 4 months ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆84Updated 9 months ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆40Updated 2 years ago
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆20Updated 2 months ago
- Vitis Model Composer Examples and Tutorials☆70Updated this week
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆38Updated 5 years ago
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆59Updated 3 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆33Updated 9 months ago
- ☆16Updated 11 months ago
- RTL Verilog library for various DSP modules☆80Updated 2 years ago
- FIR，FFT based on Verilog☆13Updated 6 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆9Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆51Updated last month
- Interface Protocol in Verilog☆47Updated 5 years ago
- Implementing Different Adder Structures in Verilog☆54Updated 5 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆28Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆38Updated 2 years ago
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆17Updated 6 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆25Updated 3 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆33Updated last year