yaseensalah / Digital-Design-of-FIR-Filter
Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Verilog RTL Design and Simulink Testing with .wav audio files.
☆20Updated last year
Related projects ⓘ
Alternatives and complementary repositories for Digital-Design-of-FIR-Filter
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆15Updated 3 years ago
- FIR implemention with Verilog☆44Updated 5 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆35Updated 8 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆23Updated 3 years ago
- FIR Filter in Verilog☆12Updated 5 years ago
- A 2D convolution hardware implementation written in Verilog☆42Updated 3 years ago
- LMS sound filtering by Verilog☆35Updated 4 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆54Updated 3 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆36Updated 11 months ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆41Updated 2 years ago
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆24Updated 4 years ago
- FIR，FFT based on Verilog☆13Updated 6 years ago
- In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the prefer…☆13Updated 2 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆27Updated 4 years ago
- FIR filter implementation☆21Updated 4 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆44Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆23Updated 5 years ago
- An 8 input interrupt controller written in Verilog.☆25Updated 12 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆29Updated 4 years ago
- FFT algorithm for fpga☆18Updated 3 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆29Updated 6 years ago
- All digital PLL☆24Updated 6 years ago
- ☆18Updated 2 years ago
- SPI interface connect to APB BUS with Verilog HDL☆25Updated 3 years ago
- This project aims to integrate image acquisition with AI acceleration to achieve functions such as multi-channel video source input captu…☆15Updated last year
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆26Updated 3 years ago
- Reed Solomon Encoder and Decoder Digital IP☆16Updated 4 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago