Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Verilog RTL Design and Simulink Testing with .wav audio files.
☆31Mar 4, 2023Updated 3 years ago
Alternatives and similar repositories for Digital-Design-of-FIR-Filter
Users that are interested in Digital-Design-of-FIR-Filter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆14Feb 17, 2023Updated 3 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- FIR implemention with Verilog☆50May 18, 2019Updated 6 years ago
- All digital PLL☆27Dec 19, 2017Updated 8 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆19May 27, 2023Updated 2 years ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆40Mar 30, 2022Updated 4 years ago
- AXI4-Stream FIR filter IP☆19Nov 4, 2022Updated 3 years ago
- A CIC filter implemented in Verilog☆24Sep 7, 2015Updated 10 years ago
- LMS sound filtering by Verilog☆43Apr 5, 2020Updated 6 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆50Oct 21, 2016Updated 9 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆18Oct 19, 2024Updated last year
- DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep lea…☆23Aug 13, 2025Updated 8 months ago
- CVA6 softcore contest☆24Apr 17, 2026Updated 3 weeks ago
- ☆19Sep 3, 2025Updated 8 months ago
- I2S transciever implemented in Verilog HDL☆33Oct 11, 2017Updated 8 years ago
- This source code (in Python) is a preliminary implementation of my quadratic-time positive integer matrix multiplication.☆10Nov 23, 2022Updated 3 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Real-time Audio Processing through FIR filters on Basys-3 FPGA and Pmod I2S2☆16Feb 1, 2023Updated 3 years ago
- ☆21Nov 12, 2025Updated 5 months ago
- Super Audio CD ISO-Image decoder addon☆16Apr 18, 2026Updated 3 weeks ago
- FIR filter implementation☆29Mar 19, 2020Updated 6 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆13Aug 26, 2024Updated last year
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- RV32I Implementation on TangNano9K☆12Dec 24, 2022Updated 3 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆14Apr 28, 2026Updated last week
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- 基于 Ros2 Humble 的智能物流小车☆14Nov 4, 2023Updated 2 years ago
- ☆27Apr 2, 2026Updated last month
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 3 years ago
- Cordic fixed point math☆22Jul 17, 2024Updated last year
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Apr 2, 2025Updated last year