yaseensalah / Digital-Design-of-FIR-FilterLinks
Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Verilog RTL Design and Simulink Testing with .wav audio files.
☆24Updated 2 years ago
Alternatives and similar repositories for Digital-Design-of-FIR-Filter
Users that are interested in Digital-Design-of-FIR-Filter are comparing it to the libraries listed below
Sorting:
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆17Updated 3 years ago
- FIR implemention with Verilog☆48Updated 6 years ago
- FIR band-pass filter using Verilog HDL.☆12Updated 4 years ago
- LMS sound filtering by Verilog☆39Updated 5 years ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆15Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆32Updated 6 years ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆35Updated 3 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- ☆36Updated 9 years ago
- PCIE 5.0 Graduation project (Verification Team)☆72Updated last year
- LMS-Adaptive Filter implement using verilog and Matlab☆43Updated 8 years ago
- FIR Filter in Verilog☆13Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆27Updated 4 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆54Updated last year
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆30Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images☆60Updated 3 years ago
- SPI interface connect to APB BUS with Verilog HDL☆32Updated 3 years ago
- AXI Interconnect☆49Updated 3 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆42Updated last year
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 4 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 4 years ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago