cmlab / NetFPGA-1G-CML
Information about the NetFPGA 1G-CML card
☆14Updated 10 years ago
Related projects ⓘ
Alternatives and complementary repositories for NetFPGA-1G-CML
- Boards schematic and layout (including extension boards: camera, etc)☆38Updated 9 years ago
- Linux-kernel related code (patch form mark1/logibone support, kernel modules for communication, etc), can link to supported repositories☆23Updated 7 years ago
- All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)☆31Updated 8 years ago
- Software tools (video stream and other), should not be platform (spi, logibone, etc) specific☆20Updated 7 years ago
- A real time clock written in Verilog for the Spartan-3AN FPGA by Xilinx. This clock includes date and 24-hour time with an alarm clock.☆10Updated 11 years ago
- A Real Time Clock core for FPGA's☆22Updated 9 months ago
- ☆65Updated 9 years ago
- CMod-S6 SoC☆36Updated 6 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆54Updated 5 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆35Updated 2 years ago
- snickerdoodle Linux☆18Updated 6 years ago
- Axiom Alpha prototype software (FPGA, Linux, etc.)☆29Updated 8 years ago
- released krtkl schematics☆57Updated 6 years ago
- START HERE! FPGA and Linux Development Combined☆23Updated 7 years ago
- mirror of https://git.elphel.com/Elphel/x393☆37Updated last year
- Source code for reference designs applications☆22Updated 7 months ago
- A wishbone controlled PWM (audio) controller☆15Updated 9 months ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆21Updated 3 years ago
- Freecores website☆19Updated 7 years ago
- Xilinx Bitstream Format Library. Easily read .bit files from C programs.☆13Updated 8 years ago
- OpenCL Demos for Xilinx FPGAs☆31Updated 8 years ago
- SPI core☆15Updated 5 years ago
- Axiom Alpha prototype hardware source files (electronic schematics, documentation, PCB layouts, etc.)☆22Updated 10 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆37Updated 8 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆34Updated 2 years ago
- ONetSwitch is an open Software Defined Networking (SDN) platform☆72Updated 7 years ago