esnet / esnet-fpga-libraryView external linksLinks
ESnet general-purpose FPGA design library.
☆14Jan 20, 2026Updated 3 weeks ago
Alternatives and similar repositories for esnet-fpga-library
Users that are interested in esnet-fpga-library are comparing it to the libraries listed below
Sorting:
- Artifacts for the "SurgeProtector: Mitigating Temporal Algorithmic Complexity Attacks using Adversarial Scheduling" paper that appears in…☆12Jun 24, 2022Updated 3 years ago
- ESnet SmartNIC hardware design repository.☆60Feb 4, 2026Updated last week
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆13Dec 9, 2024Updated last year
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Feb 2, 2022Updated 4 years ago
- ☆18Sep 16, 2020Updated 5 years ago
- ☆20Oct 19, 2025Updated 3 months ago
- Artifacts for the "BBQ: A Fast and Scalable Integer Priority Queue for Hardware Packet Scheduling" paper that appears in NSDI '24.☆21Apr 23, 2024Updated last year
- File editor for the Xilinx AXI Traffic Generator IP☆17Nov 26, 2024Updated last year
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- Framework for FPGA-accelerated Middlebox Development☆49Feb 18, 2023Updated 2 years ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆36Feb 5, 2026Updated last week
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated last year
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆21Nov 21, 2017Updated 8 years ago
- Open FPGA Modules☆24Oct 8, 2024Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- RDMA programming example☆19Aug 26, 2023Updated 2 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆23Dec 14, 2018Updated 7 years ago
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆36Jan 21, 2021Updated 5 years ago
- 基于Arduino的农业植保车控制系统☆11Mar 20, 2019Updated 6 years ago
- Network Development Kit (NDK) for FPGA cards with example application☆87Updated this week
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- DPDK Drivers for AMD OpenNIC☆29Jul 20, 2023Updated 2 years ago
- Ref design combining the Zynq UltraScale+ MPSoC with the Hailo AI accelerator☆34Nov 27, 2024Updated last year
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆160Mar 20, 2025Updated 10 months ago
- Baseband Receiver IP for GPS like DSSS signals☆40May 19, 2020Updated 5 years ago
- VHDL codes to generate GPS L1 C/A and Galileo E1OS and E5 PRNs and dataless signals. Secondary codes not included.☆32Feb 22, 2019Updated 6 years ago
- ☆13Jan 22, 2026Updated 3 weeks ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆40Feb 24, 2025Updated 11 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- ☆11Dec 22, 2025Updated last month
- A Python package for generating HDL wrappers and top modules for HDL sources☆57Updated this week
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- Digital Signal Processing and Well-Known Modulations on HDL☆41May 22, 2025Updated 8 months ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆43Feb 5, 2026Updated last week