10G Low Latency Ethernet
☆103Jul 15, 2023Updated 2 years ago
Alternatives and similar repositories for 10g-low-latency-ethernet
Users that are interested in 10g-low-latency-ethernet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆34Jan 2, 2024Updated 2 years ago
- ☆22Feb 15, 2023Updated 3 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 4 years ago
- LimeSDR XTRX gateware project.☆21Jan 20, 2026Updated 2 months ago
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆84Dec 24, 2023Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆61Jan 10, 2024Updated 2 years ago
- open-source Ethenet media access controller for Ariane on Genesys-2☆19Jun 24, 2019Updated 6 years ago
- AXI interface modules for Cocotb☆321Mar 13, 2026Updated 2 weeks ago
- Exablaze High Rate Capture Software☆30Aug 14, 2023Updated 2 years ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- 10G Ethernet MAC implementation☆23Jul 13, 2020Updated 5 years ago
- ☆79Feb 5, 2022Updated 4 years ago
- Verilog Ethernet components for FPGA implementation☆2,902Feb 27, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆43Mar 5, 2026Updated 3 weeks ago
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆36Feb 26, 2026Updated last month
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆16Mar 12, 2023Updated 3 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆27Jul 11, 2024Updated last year
- ☆29Dec 15, 2025Updated 3 months ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 3 years ago
- ☆20Jun 18, 2022Updated 3 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 2 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- understanding of cocotb （In Chinese Only）☆21Jun 10, 2025Updated 9 months ago
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- ☆84Jun 27, 2022Updated 3 years ago
- UART models for cocotb☆34Sep 7, 2025Updated 6 months ago
- ☆36Dec 10, 2023Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆118Mar 20, 2026Updated last week
- The UVM written in Python☆518Updated this week
- Audio DSP on an FPGA using eurorack-pmod + LiteX with firmware in Rust.☆17Oct 7, 2025Updated 5 months ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Jan 13, 2025Updated last year
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Unit testing for cocotb☆169Dec 6, 2025Updated 3 months ago
- Temporary repo to gather information about the Kria KV260 board☆77Aug 19, 2021Updated 4 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Feb 27, 2025Updated last year
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆14Nov 12, 2025Updated 4 months ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆24Mar 27, 2025Updated last year
- Demonstration of the AXI DMA engine on the MicroZed☆26Feb 26, 2021Updated 5 years ago
- UDP/IP Core☆12Jul 17, 2014Updated 11 years ago