10G Low Latency Ethernet
☆110Jul 15, 2023Updated 3 years ago
Alternatives and similar repositories for 10g-low-latency-ethernet
Users that are interested in 10g-low-latency-ethernet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆69Jan 10, 2024Updated 2 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆39Jan 2, 2024Updated 2 years ago
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 3 years ago
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆113Dec 24, 2023Updated 2 years ago
- ☆23Feb 15, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- FPGA, CuDNN/CUDA & C++ Hybrid infrastructure for ultra low-latency algorithmic trading. Implements market data parsing, order book manage…☆23Apr 24, 2026Updated 3 months ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆27Apr 11, 2022Updated 4 years ago
- A robust, open-source physical layer implementation for FPGA-to-FPGA communication over high-speed serial links of the Quantum Error Corr…☆34Jul 10, 2026Updated last month
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆78Jan 29, 2017Updated 9 years ago
- ☆90Mar 25, 2021Updated 5 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 5 years ago
- Verilog Ethernet components for FPGA implementation☆3,058Feb 27, 2025Updated last year
- Exablaze High Rate Capture Software☆30Aug 14, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- LimeSDR XTRX gateware project.☆22Jan 20, 2026Updated 6 months ago
- Open-source memory-mapped Ethernet MAC for FPGA with RGMII interface☆22Jul 27, 2026Updated 2 weeks ago
- ☆82Feb 5, 2022Updated 4 years ago
- AXI interface modules for Cocotb☆347Mar 13, 2026Updated 4 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆41Feb 24, 2025Updated last year
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆881Aug 5, 2026Updated last week
- understanding of cocotb （In Chinese Only）☆22Jun 10, 2025Updated last year
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆219Jul 27, 2026Updated 2 weeks ago
- UDP-IP stack accelerator and is able to send and receive data through Ethernet link☆49Nov 3, 2025Updated 9 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆20Jun 18, 2022Updated 4 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆150Oct 27, 2015Updated 10 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆21Sep 2, 2023Updated 2 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆44Mar 5, 2026Updated 5 months ago
- 10Gb Ethernet Switch☆269Updated this week
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- ☆15Feb 6, 2022Updated 4 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆29Jul 7, 2026Updated last month
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- DMA core compatible with AHB3-Lite☆13Mar 30, 2019Updated 7 years ago
- Examples for using pyuvm☆23Jun 5, 2024Updated 2 years ago
- A flexible and scalable development platform for modern FPGA projects.☆47Updated this week
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 8 months ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆950Aug 3, 2026Updated last week
- ☆89Jun 27, 2022Updated 4 years ago