schang412 / cocotbext-spi
☆20Updated 2 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for cocotbext-spi
- UART models for cocotb☆23Updated last year
- ☆13Updated last month
- An open-source HDL register code generator fast enough to run in real time.☆36Updated this week
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆43Updated 11 months ago
- Making cocotb testbenches that bit easier☆24Updated last week
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆16Updated 7 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆30Updated 2 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆45Updated 7 months ago
- A compact, configurable RISC-V core☆11Updated last week
- Python Tool for UVM Testbench Generation☆48Updated 6 months ago
- ☆32Updated last year
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆22Updated 4 months ago
- Generate address space documentation HTML from compiled SystemRDL input☆47Updated 2 months ago
- submission repository for efabless mpw6 shuttle☆30Updated 10 months ago
- ☆26Updated last year
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆62Updated last year
- SystemVerilog Linter based on pyslang☆23Updated 8 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆22Updated last month
- I2C models for cocotb☆27Updated 7 months ago
- An example Python-based MDV testbench for apbi2c core☆30Updated 3 months ago
- VHDL String Formatting Library☆23Updated 6 months ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆53Updated 4 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆64Updated 2 months ago
- Quick'n'dirty FuseSoC+cocotb example☆17Updated 5 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- ☆39Updated 2 years ago
- Repository gathering basic modules for CDC purpose☆50Updated 4 years ago
- Python interface for cross-calling with HDL☆23Updated last week
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- cryptography ip-cores in vhdl / verilog☆40Updated 3 years ago