schang412 / cocotbext-spiLinks
☆27Updated 7 months ago
Alternatives and similar repositories for cocotbext-spi
Users that are interested in cocotbext-spi are comparing it to the libraries listed below
Sorting:
- UART models for cocotb☆31Updated 2 months ago
- SpiceBind – spice inside HDL simulator☆56Updated 4 months ago
- An open-source HDL register code generator fast enough to run in real time.☆76Updated 2 weeks ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆14Updated 2 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 9 months ago
- A compact, configurable RISC-V core☆12Updated 3 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆51Updated last year
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆57Updated last week
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆25Updated last year
- SystemVerilog Linter based on pyslang☆31Updated 6 months ago
- ☆18Updated 11 months ago
- ☆26Updated 2 years ago
- I2C models for cocotb☆38Updated 2 months ago
- ☆33Updated 2 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- A flexible and scalable development platform for modern FPGA projects.☆38Updated 3 weeks ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆48Updated 8 months ago
- Making cocotb testbenches that bit easier☆36Updated 3 weeks ago
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆41Updated last month
- A Python package for generating HDL wrappers and top modules for HDL sources☆39Updated this week
- Open Source Verification Bundle for VHDL and System Verilog☆48Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Python interface for cross-calling with HDL☆41Updated this week
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆67Updated last month
- VHDL String Formatting Library☆25Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆35Updated 8 months ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆40Updated last month
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆70Updated 4 months ago