corna / cocotbext-axi4stream
☆16Updated 2 years ago
Alternatives and similar repositories for cocotbext-axi4stream
Users that are interested in cocotbext-axi4stream are comparing it to the libraries listed below
Sorting:
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- UART models for cocotb☆29Updated 2 years ago
- Common SystemVerilog RTL modules for RgGen☆12Updated 3 months ago
- Open FPGA Modules☆23Updated 7 months ago
- WISHBONE Interconnect☆11Updated 7 years ago
- ☆21Updated last month
- Generate UVM testbench framework template files with Python 3☆25Updated 5 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- An example Python-based MDV testbench for apbi2c core☆30Updated 9 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- SoC Based on ARM Cortex-M3☆30Updated last week
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆30Updated last week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- APB Logic☆18Updated 5 months ago
- ☆20Updated 5 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 5 months ago
- ☆11Updated 2 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆14Updated 2 years ago
- ☆21Updated 5 years ago
- ☆18Updated 8 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Repository gathering basic modules for CDC purpose☆53Updated 5 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 3 months ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- ☆13Updated 5 months ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago