Alternatives and similar repositories for QCADesigner-E:

Users that are interested in QCADesigner-E are comparing it to the libraries listed below

• msoeken / cirkit
  A circuit toolkit
  ☆97Updated 5 years ago
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆62Updated 2 weeks ago
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆77Updated last month
• lsils / percy
  C++ header-only exact synthesis library
  ☆16Updated 2 years ago
• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆63Updated 2 months ago
• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆68Updated 8 months ago
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆86Updated 2 years ago
• RTimothyEdwards / qflow
  Qflow full end-to-end digital synthesis flow for ASIC designs
  ☆198Updated 4 months ago
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆35Updated 8 months ago
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆100Updated last month
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆112Updated last year
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆192Updated 10 months ago
• lnis-uofu / TIGFET-10nm-PDK
  An open source PDK using TIGFET 10nm devices.
  ☆47Updated 2 years ago
• FPGA-Systems / drawio-hdl-builder
  Drawio => VHDL and Verilog
  ☆52Updated last year
• lsils / mockturtle
  C++ logic network library
  ☆222Updated 4 months ago
• msoeken / kitty
  C++ truth table library
  ☆51Updated 11 months ago
• lsils / SCE-benchmarks
  Optimization results for superconducting electronic (SCE) circuits
  ☆12Updated last year
• lsils / bill
  C++ header-only reasoning library
  ☆13Updated 7 months ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆103Updated 3 months ago
• woset-workshop / woset-workshop.github.io
  Workshop on Open-Source EDA Technology (WOSET)
  ☆49Updated 3 months ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆72Updated this week
• ncsu-eda / FreePDK3
  ☆133Updated 3 years ago
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆216Updated this week
• wulffern / aic2024
  Advanced Integrated Circuits 2024
  ☆24Updated 3 months ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆92Updated last week
• mineda-support / ICPS2023_5
  ☆47Updated last week
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆76Updated last week
• spcl / apfp
  FPGA acceleration of arbitrary precision floating point computations.
  ☆38Updated 2 years ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆56Updated 5 months ago
• jpsety / verilog_benchmark_circuits
  EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
  ☆25Updated 5 years ago