FSillT / QCADesigner-ELinks
Extended QCADesigner with estimation of energy dissipation
☆19Updated 5 months ago
Alternatives and similar repositories for QCADesigner-E
Users that are interested in QCADesigner-E are comparing it to the libraries listed below
Sorting:
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆181Updated 2 months ago
- Superconductor Circuit Simulator☆101Updated last month
- A circuit toolkit☆107Updated 5 years ago
- Showcase examples for EPFL logic synthesis libraries☆202Updated last year
- ADMS is a code generator for some of Verilog-A☆103Updated 3 years ago
- PACT: A Parallel Compact Thermal Simulator☆65Updated 3 weeks ago
- Coriolis VLSI EDA Tool (LIP6)☆78Updated 2 weeks ago
- ☆28Updated 5 years ago
- Parameterized verification framework (PCells, DRC, LVS) for Superconducting and Quantum Electronics.☆18Updated 6 years ago
- An open-source design automation framework for Field-coupled Nanotechnologies☆85Updated this week
- RSFQ cell library☆45Updated 2 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆223Updated last year
- An innovative Verilog-A compiler☆180Updated last year
- skywater 130nm pdk☆41Updated last week
- Parsing and generating popular formats of circuit netlist☆39Updated 3 years ago
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆247Updated last year
- Fork from https://sourceforge.net/projects/gds3d☆68Updated last year
- An open multiple patterning framework☆82Updated last year
- Fabric generator and CAD tools.☆217Updated this week
- C++ logic network library☆275Updated 4 months ago
- The Berkeley Model and Algorithm Prototyping Platform☆22Updated last year
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆441Updated this week
- C++ truth table library☆64Updated 6 months ago
- FPGA Assembly (FASM) Parser and Generator☆99Updated 3 years ago
- A Python library for working with logic networks, synthesis, and optimization.☆73Updated this week
- Easy access to OpenSource TCAD Tools☆42Updated last month
- ☆95Updated 6 years ago
- Hardware Description Library☆88Updated 2 weeks ago
- LTSpice model for simulating hotspot growth in Superconducting Nanowire Single Photon Detectors (SNSPDs)☆21Updated 8 months ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆33Updated last year