Alternatives and similar repositories for QCADesigner-E

Users that are interested in QCADesigner-E are comparing it to the libraries listed below

• msoeken / cirkit
  A circuit toolkit
  ☆103Updated 5 years ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆194Updated last year
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆68Updated last week
• cda-tum / fiction
  An open-source design automation framework for Field-coupled Nanotechnologies
  ☆74Updated this week
• lsils / bill
  C++ header-only reasoning library
  ☆16Updated last year
• wrcad / xictools
  XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
  ☆170Updated last week
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆36Updated last year
• marcelwa / aigverse
  A Python library for working with logic networks, synthesis, and optimization.
  ☆59Updated this week
• dan-fritchman / Netlist
  Parsing and generating popular formats of circuit netlist
  ☆36Updated 2 years ago
• gmeuli / caterpillar
  ☆25Updated 4 years ago
• lsils / mockturtle
  C++ logic network library
  ☆240Updated 3 weeks ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆57Updated 3 months ago
• msoeken / revkit
  RevKit: Python quantum compilation library and framework
  ☆29Updated 6 years ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆27Updated 2 years ago
• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆68Updated last year
• lsils / percy
  C++ header-only exact synthesis library
  ☆17Updated 2 years ago
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆28Updated 2 weeks ago
• s-holst / GDS2WebGL
  Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.
  ☆55Updated 4 years ago
• JoeyDelp / JoSIM
  Superconductor Circuit Simulator
  ☆84Updated 3 weeks ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆111Updated last week
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆120Updated 2 months ago
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆93Updated 3 years ago
• f18m / netlist-viewer
  SPICE netlist visualizer
  ☆61Updated 3 months ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆84Updated last month
• trilomix / GDS3D
  GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …
  ☆227Updated 10 months ago
• siliconcompiler / scgallery
  SiliconCompiler Design Gallery
  ☆51Updated last week
• RTimothyEdwards / qflow
  Qflow full end-to-end digital synthesis flow for ASIC designs
  ☆216Updated 8 months ago
• The-OpenROAD-Project / ORAssistant
  OpenROAD's Chatbot Assistant
  ☆19Updated this week
• pkuzjx / eda-collection
  ☆105Updated 5 years ago
• The-OpenROAD-Project / TritonRoute
  UCSD Detailed Router
  ☆89Updated 4 years ago