Alternatives and similar repositories for QCADesigner-E:

Users that are interested in QCADesigner-E are comparing it to the libraries listed below

• lsils / percy
  C++ header-only exact synthesis library
  ☆15Updated 2 years ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆24Updated 2 years ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆192Updated 9 months ago
• msoeken / cirkit
  A circuit toolkit
  ☆96Updated 4 years ago
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆58Updated last week
• lsils / SCE-benchmarks
  Optimization results for superconducting electronic (SCE) circuits
  ☆11Updated last year
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆35Updated 6 months ago
• YosysHQ / yosys-bigsim
  A collection of big designs to run post-synthesis simulations with yosys
  ☆49Updated 9 years ago
• lsils / bill
  C++ header-only reasoning library
  ☆13Updated 6 months ago
• woset-workshop / woset-workshop.github.io
  Workshop on Open-Source EDA Technology (WOSET)
  ☆48Updated 2 months ago
• msoeken / kitty
  C++ truth table library
  ☆51Updated 9 months ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆55Updated 3 months ago
• ABKGroup / PROBE3.0
  ☆36Updated 9 months ago
• scale-lab / BLASYS
  An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization
  ☆29Updated last year
• lsils / mockturtle
  C++ logic network library
  ☆220Updated 3 months ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆102Updated 2 months ago
• nbulsi / also
  A logic synthesis tool
  ☆72Updated 2 years ago
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆173Updated 4 months ago
• The-OpenROAD-Project / DAC-2020-Tutorial
  Material for OpenROAD Tutorial at DAC 2020
  ☆46Updated 2 years ago
• ahmed-agiza / EDAViewer
  EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!
  ☆69Updated 2 years ago
• bluecheetah / bag
  BAG framework
  ☆40Updated 5 months ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆36Updated 2 months ago
• PrincetonUniversity / OPDB
  OpenPiton Design Benchmark
  ☆24Updated last year
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆98Updated this week
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆79Updated this week
• pkuzjx / eda-collection
  ☆101Updated 5 years ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆39Updated last year
• aolofsson / IDEA
  ☆32Updated 4 years ago
• rachelselinar / ReGDS-Logic-Gate-Extraction
  A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …
  ☆28Updated 4 months ago
• olofk / subservient
  Small SERV-based SoC primarily for OpenMPW tapeout
  ☆38Updated last month