Alternatives and similar repositories for grift

Users that are interested in grift are comparing it to the libraries listed below

• rsnikhil / Forvis_RISCV-ISA-Spec
  Formal specification of RISC-V Instruction Set
  ☆100Updated 4 years ago
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆167Updated last year
• mit-plv / riscv-coq
  RISC-V Specification in Coq
  ☆115Updated 5 months ago
• blarney-lang / blarney
  Haskell library for hardware description
  ☆103Updated last week
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆155Updated 9 months ago
• adamwalker / clash-riscv
  A RiscV processor implementing the RV32I instruction set written in Clash
  ☆53Updated 7 years ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆126Updated 3 years ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆26Updated last month
• braibant / Synthesis
  ☆21Updated 9 years ago
• mit-plv / coqutil
  Coq library for tactics, basic definitions, sets, maps
  ☆49Updated this week
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated 2 months ago
• bittide / bittide-hardware
  ☆19Updated this week
• ku-fpg / kansas-lava
  Kansas Lava
  ☆47Updated 5 years ago
• mit-plv / rupicola
  Gallina to Bedrock2 compilation toolkit
  ☆56Updated this week
• riscvarchive / ISA_Formal_Spec_Public_Review
  Locus site for Public Review of Several RISC-V ISA Formal Specs
  ☆73Updated 5 years ago
• mit-plv / bedrock
  Coq library for verified low-level programming
  ☆60Updated 8 years ago
• philzook58 / nand2coq
  Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).
  ☆55Updated 3 years ago
• haflang / heron
  A special-purpose processor for pure, non-strict functional languages
  ☆28Updated 5 months ago
• GaloisInc / saw-core
  The SAW core language.
  ☆54Updated 4 years ago
• christiaanb / contranomy
  ☆29Updated 4 years ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆80Updated this week
• UlfNorell / x86-agda
  Inline, type safe X86-64 assembly programming in Agda
  ☆69Updated 6 years ago
• Mtac2 / Mtac2
  ☆55Updated 2 months ago
• charguer / tlc
  Library for Classical Coq
  ☆39Updated last month
• thoughtpolice / rv32-sail
  32-bit RISC-V Emulator
  ☆24Updated 6 years ago
• mit-plv / bbv
  Bedrock Bit Vector Library
  ☆28Updated this week
• gergoerdi / clashilator
  Generate interface between Clash and Verilator
  ☆22Updated last year
• katamaran-project / katamaran
  Katamaran is a semi-automated separation logic verifier for the Sail specification language. It works on an embedded version of Sail call…
  ☆18Updated this week
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆42Updated 6 years ago
• OPLSS / oplss-notes-2019
  Notes and handouts from OPLSS 2019
  ☆34Updated 5 years ago