terasic / linux-socfpgaLinks
Linux development repository for socfpga
☆14Updated last month
Alternatives and similar repositories for linux-socfpga
Users that are interested in linux-socfpga are comparing it to the libraries listed below
Sorting:
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Updated last year
- PCIe analyzer experiments☆65Updated 5 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Updated 6 years ago
- ☆19Updated 7 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last week
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33Updated 5 years ago
- Xilinx Soft-IP HDMI Rx/Tx core Linux drivers☆46Updated 3 months ago
- SoftCPU/SoC engine-V☆55Updated 10 months ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆168Updated 3 months ago
- Tang Mega 138K Pro examples☆96Updated 6 months ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆26Updated 3 years ago
- PCIe DMA Subsystem based on Xilinx XAPP1171☆48Updated 2 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆72Updated 7 years ago
- This is a wiki and code sharing for ZYNQ☆74Updated 9 years ago
- SDIO Device Verilog Core☆24Updated 7 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- VHDL PCIe Transceiver☆32Updated 5 years ago
- Spen's Official OpenOCD Mirror☆51Updated 11 months ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆34Updated last year
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆109Updated 4 years ago
- FPGA Clock Configuration Device Driver for Linux☆31Updated 2 months ago
- DisplayPort IP-core☆84Updated last month
- mirror of https://git.elphel.com/Elphel/x393_sata☆34Updated 5 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆63Updated 10 months ago
- Experiments with fixed function renderers and Chisel HDL☆60Updated 6 years ago
- FPGA implementation of deflate (de)compress RFC 1950/1951☆63Updated 6 years ago
- HDMI core in Chisel HDL☆53Updated last year
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- GDB server to debug CPU simulation waveform traces☆43Updated 3 years ago