ashtanyuk / GDSII-Links
GDSII file format links
☆13Updated 5 years ago
Alternatives and similar repositories for GDSII-Links:
Users that are interested in GDSII-Links are comparing it to the libraries listed below
- This library is a low level parser for the GDSII file format.☆34Updated 7 years ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆29Updated 8 months ago
- C++ library to create and read GDSII file☆22Updated 9 months ago
- An OASIS and GDS2 (chip layout format) binary dump tool for debugging☆40Updated 7 years ago
- This library is a low level parser for the OpenAccess file format.☆15Updated 7 years ago
- C++ library and command-line utility for reading GDSII geometry files☆45Updated 4 years ago
- ☆20Updated this week
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆55Updated 2 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆118Updated 2 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- ☆44Updated 5 years ago
- Open source EDA chip design flow☆50Updated 8 years ago
- GDSII manipulation libaray☆16Updated last year
- GDS to ASCII Converter☆19Updated last year
- EDA wiki☆52Updated 2 years ago
- ☆29Updated 4 years ago
- Open source process design kit for 28nm open process☆55Updated last year
- OpenROAD's Chatbot Assistant☆14Updated this week
- ☆22Updated 4 years ago
- Open Source Detailed Placement engine☆11Updated 5 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆11Updated 11 years ago
- EUV Layer Hotspot Detection Benchmark Suit☆15Updated 4 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- tools regarding on analog modeling, validation, and generation☆22Updated 2 years ago
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆15Updated 4 years ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- Fork from https://sourceforge.net/projects/gds3d☆68Updated 11 months ago
- An open multiple patterning framework☆75Updated 11 months ago
- EDA physical synthesis optimization kit☆54Updated last year
- Python program your Job files for an ASML PAS 5500 Stepper Lithography system, by the UCSB Nanofabrication Facility.☆18Updated 4 months ago