Alternatives and similar repositories for z80-chisel:

Users that are interested in z80-chisel are comparing it to the libraries listed below

• Martoni / HdmiCore
  HDMI core in Chisel HDL
  ☆50Updated last year
• lawrie / MuraxArduino
  A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC
  ☆14Updated 5 years ago
• SpinalHDL / openocd_riscv
  Spen's Official OpenOCD Mirror
  ☆48Updated 3 weeks ago
• craigjb / fuse-zynq
  Generate Zynq configurations without using the vendor GUI
  ☆30Updated last year
• GuzTech / misato
  RISC-V Processor written in Amaranth HDL
  ☆37Updated 3 years ago
• antonblanchard / chiselwatt
  A tiny POWER Open ISA soft processor written in Chisel
  ☆108Updated 2 years ago
• litex-hub / pythondata-cpu-rocket
  Python module containing verilog files for rocket cpu (for use with LiteX).
  ☆13Updated 2 months ago
• Featherweight-IP / fwrisc
  Featherweight RISC-V implementation
  ☆52Updated 3 years ago
• daveshah1 / prjtrellis-dvi
  DVI video out example for prjtrellis
  ☆16Updated 6 years ago
• SpinalHDL / VexRiscvSoftcoreContest2018
  ☆63Updated 6 years ago
• wavedrom / vcd-samples
  sample VCD files
  ☆36Updated last year
• blackmesalabs / hyperram
  Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC
  ☆86Updated 6 years ago
• maikmerten / spu32
  Small Processing Unit 32: A compact RV32I CPU written in Verilog
  ☆68Updated 2 years ago
• schoeberl / wildcat
  An implementation of RISC-V
  ☆28Updated this week
• fredrequin / verilator_gowin
  Re-coded Gowin GW1N primitives for Verilator use
  ☆17Updated 2 years ago
• dirjud / Nitro-Parts-lib-Xilinx
  This is mainly a simulation library of xilinx primitives that are verilator compatible.
  ☆33Updated 8 months ago
• intel / meta-de10-nano
  ☆42Updated 2 years ago
• freecores / uart16550
  UART 16550 core
  ☆34Updated 10 years ago
• j-marjanovic / chisel-bfm-tester
  BFM Tester for Chisel HDL
  ☆14Updated 3 years ago
• plex1 / SpinalDev
  Docker Development Environment for SpinalHDL
  ☆19Updated 7 months ago
• emard / ulx3s-misc
  Miscellaneous ULX3S examples (advanced)
  ☆77Updated last month
• m-labs / VexRiscv-verilog
  Using VexRiscv without installing Scala
  ☆38Updated 3 years ago
• olofk / wb_intercon
  Wishbone interconnect utilities
  ☆39Updated last month
• SpinalHDL / SpinalBaseProject-OLD-
  ☆10Updated 7 years ago
• terpstra / opa
  Open Processor Architecture
  ☆26Updated 8 years ago
• SteffenReith / J1Sc
  A reimplementation of a tiny stack CPU
  ☆82Updated last year
• bonfireprocessor / bonfire-cpu
  FPGA optimized RISC-V (RV32IM) implemenation
  ☆34Updated 4 years ago
• Martoni / spi2wb
  Drive a Wishbone master bus with an SPI bus.
  ☆10Updated 3 months ago
• grebe / ofdm
  Chisel Things for OFDM
  ☆30Updated 4 years ago
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago