ahb scram controller, design and verification
☆28Jun 20, 2018Updated 7 years ago
Alternatives and similar repositories for ahb_sramc
Users that are interested in ahb_sramc are comparing it to the libraries listed below
Sorting:
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆191Jul 23, 2018Updated 7 years ago
- ☆19Mar 6, 2020Updated 6 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆26Mar 26, 2020Updated 5 years ago
- IC Verification & SV Demo☆58Sep 29, 2021Updated 4 years ago
- ☆25Aug 10, 2023Updated 2 years ago
- ☆20Aug 22, 2022Updated 3 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆16Jun 20, 2022Updated 3 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Mar 17, 2022Updated 3 years ago
- An UVM example of UART☆20Aug 31, 2020Updated 5 years ago
- 为了学习UVM验证相关知识，需要动手尝试实际的项目。作为一个初学者，难以接触到实际的项目，于是我从夏宇闻老师的《Verilog数字系统设计教程》一书中，挑选出一个简单的小设计，作为我的验证对象，并围绕它编写了UVM验证环境。☆24Oct 9, 2020Updated 5 years ago
- 数字IC验证案例（SV and UVM）☆26Apr 27, 2021Updated 4 years ago
- fpga based nes box☆22Sep 20, 2021Updated 4 years ago
- Single-Cycle RISC-V Processor in systemverylog☆25Apr 23, 2019Updated 6 years ago
- UART -> AXI Bridge☆71Jul 1, 2021Updated 4 years ago
- This is the repository for the IEEE version of the book☆80Sep 29, 2020Updated 5 years ago
- System on Chip verified with UVM/OSVVM/FV☆32Jan 27, 2026Updated last month
- commit rtl and build cosim env☆36Mar 29, 2024Updated last year
- AHB to APB Bridge VIP☆31Mar 4, 2019Updated 7 years ago
- SystemVerilog UVM testbench example☆37May 8, 2024Updated last year
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- ABSTRACT: In this paper, a two-stage grid connected photovoltaic system present which consists of inverter and dc-dc converter (Boost con…☆11Sep 15, 2021Updated 4 years ago
- AXI4 BFM in Verilog☆36Dec 13, 2016Updated 9 years ago
- An Open-Source Design and Verification Environment for RISC-V☆87Apr 21, 2021Updated 4 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 4 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆12Aug 9, 2019Updated 6 years ago
- A very simple SDRAM controller for FPGA written in Verilog. It exposes a SRAM-like interface to the rest of the FPGA fabric☆14Dec 4, 2018Updated 7 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 8 years ago
- This is a uvm example. The video is available at https://www.bilibili.com/video/BV1yq4y177f6/☆49Mar 2, 2022Updated 4 years ago
- UART design in SV and verification using UVM and SV☆53Nov 30, 2019Updated 6 years ago
- ☆12Sep 8, 2017Updated 8 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- Applying various image enhancement algorithms on Night Vision IR images using Xilinx Vivado☆15Oct 27, 2023Updated 2 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆11Apr 2, 2025Updated 11 months ago