flyskywalker / ahb_sramcLinks
ahb scram controller, design and verification
☆28Updated 7 years ago
Alternatives and similar repositories for ahb_sramc
Users that are interested in ahb_sramc are comparing it to the libraries listed below
Sorting:
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆191Updated 7 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆135Updated 8 years ago
- UVM AHB VIP☆92Updated 4 months ago
- IC Verification & SV Demo☆57Updated 4 years ago
- AXI DMA 32 / 64 bits☆123Updated 11 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆65Updated 2 years ago
- Verification IP for I2C protocol☆51Updated 4 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆48Updated 5 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆117Updated 8 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆26Updated 5 years ago
- AXI总线连接器☆105Updated 5 years ago
- UVM examples and projects☆154Updated 6 months ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆160Updated 5 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆29Updated 3 years ago
- Novel GUI Based UVM Testbench Template Builder☆149Updated 4 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆28Updated 3 years ago
- VIP for AXI Protocol☆163Updated 3 years ago
- This is the main repository for all the examples for the book Practical UVM☆215Updated 5 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆117Updated last year
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆135Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆118Updated 4 years ago
- Verification IP for APB protocol☆75Updated 5 years ago
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆15Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆237Updated 2 years ago
- An uvm verification env for ahb2apb bridge☆58Updated 4 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆157Updated 7 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆38Updated 3 years ago
- AXI Interconnect☆55Updated 4 years ago
- UART design in SV and verification using UVM and SV☆52Updated 6 years ago
- uvm AXI BFM(bus functional model)☆263Updated 12 years ago