linxiaobo110 / rps_u96Links
☆13Updated 5 years ago
Alternatives and similar repositories for rps_u96
Users that are interested in rps_u96 are comparing it to the libraries listed below
Sorting:
- A multi-board Extended Kalman Filter (EKF)☆32Updated 7 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆107Updated 3 years ago
- ☆30Updated 7 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆40Updated 3 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆51Updated 5 years ago
- ☆91Updated 5 years ago
- PYNQ Composabe Overlays☆74Updated last year
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆75Updated 5 years ago
- Board files to build Ultra 96 PYNQ image☆157Updated 4 months ago
- ☆109Updated 6 years ago
- 2019 SEU-Xilinx Summer School☆50Updated 6 years ago
- Pynq computer vision examples with an OV5640 camera☆58Updated 5 years ago
- Computer Vision Overlays on Pynq☆189Updated 6 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Updated 6 years ago
- DPU on PYNQ☆241Updated 5 months ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆25Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆89Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆105Updated 2 years ago
- Vitis Model Composer Examples and Tutorials☆115Updated this week
- ☆100Updated 5 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆63Updated 6 years ago
- PYNQ, Neural network Language model, Overlay☆112Updated 6 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆48Updated 9 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆28Updated 4 years ago
- PYNQ学习资料☆174Updated 6 years ago
- ☆104Updated 2 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Updated 5 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆24Updated 6 years ago
- ☆117Updated 4 years ago