vidvidex / HDL-on-PYNQLinks
A guide on how to package HDL code (VHDL or Verilog) for PYNQ environments
☆11Updated 4 months ago
Alternatives and similar repositories for HDL-on-PYNQ
Users that are interested in HDL-on-PYNQ are comparing it to the libraries listed below
Sorting:
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Updated last year
- ☆102Updated 2 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆65Updated last year
- ☆115Updated 2 years ago
- ☆54Updated 6 years ago
- PYNQ support and examples for Kria SOMs☆120Updated last year
- SystemVerilog Tutorial☆186Updated last month
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆148Updated 3 months ago
- Verilog HDL files☆165Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆169Updated last year
- Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard)☆44Updated 8 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆71Updated 4 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆165Updated 4 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆81Updated 2 years ago
- PYNQ Composabe Overlays☆74Updated last year
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆28Updated 3 months ago
- This repository contains the design files of RISC-V Pipeline Core☆61Updated 2 years ago
- Implementing Different Adder Structures in Verilog☆76Updated 6 years ago
- An overview of TL-Verilog resources and projects☆82Updated 2 weeks ago
- This repo provide an index of VLSI content creators and their materials☆162Updated last year
- An inhouse RISC-V 32-bits CPU☆18Updated 6 months ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆103Updated 6 years ago
- Study notes and tutorial for xilinx hls☆20Updated 4 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated 2 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆288Updated 7 months ago
- FPGA Design of a Neural Network for Color Detection☆81Updated 11 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆118Updated 2 years ago
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆28Updated last year
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆118Updated 3 months ago
- Dataflow QNN inference accelerator examples on FPGAs☆241Updated 4 months ago