yaohuicai / smoothe-artifact
☆10Updated 5 months ago
Alternatives and similar repositories for smoothe-artifact:
Users that are interested in smoothe-artifact are comparing it to the libraries listed below
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 8 months ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆20Updated 5 months ago
- ☆18Updated 2 months ago
- EQueue Dialect☆40Updated 3 years ago
- ☆25Updated last year
- ☆18Updated last week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 6 months ago
- ☆16Updated 3 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆27Updated 3 months ago
- HeteroCL-MLIR dialect for accelerator design☆40Updated 7 months ago
- ☆14Updated last month
- ☆26Updated 5 months ago
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Updated last month
- agile hardware-software co-design☆46Updated 3 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆10Updated 10 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- ☆31Updated 11 months ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆18Updated 6 months ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 4 months ago
- LLM4HWDesign Starting Toolkit☆17Updated 6 months ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆18Updated 11 months ago
- ☆27Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆29Updated 9 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- This is a repo to store circuit design datasets☆16Updated last year
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆23Updated last year