Alternatives and similar repositories for smoothe-artifact

Users that are interested in smoothe-artifact are comparing it to the libraries listed below

• cornell-zhang / eqmap
  Using e-graphs for logic synthesis
  ☆30Updated this week
• cornell-zhang / HOGA
  Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits
  ☆34Updated last year
• microsoft / brainsmith
  Open-source AI acceleration on FPGA: from ONNX to RTL
  ☆45Updated 2 weeks ago
• cornell-zhang / SmoothE
  SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)
  ☆31Updated last week
• milo168 / FPGA25_SAT_Accel
  FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository
  ☆13Updated 10 months ago
• pku-liang / Hestia
  ☆17Updated 9 months ago
• cucapra / EventQueue
  EQueue Dialect
  ☆41Updated 3 years ago
• Synthesys-Lab / assassyn
  Asynchronous semantics for architectural simulation and synthesis.
  ☆65Updated 2 weeks ago
• tancheng / mlir-cgra
  An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
  ☆64Updated last year
• Yu-Maryland / Differentiable_Scheduler_ICML24
  Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.
  ☆21Updated last year
• FPSG-UIUC / teaal-compiler
  ☆24Updated last year
• UIUC-ChenLab / ScaleHLS-HIDA
  ☆62Updated 9 months ago
• cornell-zhang / GraphLily
  A graph linear algebra overlay
  ☆51Updated 2 years ago
• cornell-zhang / allo-pldi24-artifact
  Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"
  ☆33Updated last year
• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆35Updated 2 years ago
• UCLA-VAST / HARP
  ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS
  ☆23Updated last year
• stanford-ppl / DAM-RS
  ☆24Updated 11 months ago
• halfmanli / ChipletDesignFlow
  ☆13Updated last year
• weiya711 / sam
  ☆18Updated 3 months ago
• pku-liang / ksim
  ☆52Updated last year
• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆25Updated last year
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆53Updated 2 years ago
• dovedevic / blimp
  A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.
  ☆18Updated 3 years ago
• AzizZayed / DialEgg
  MLIR+EqSat
  ☆24Updated last week
• tancheng / VectorCGRA
  CGRA framework with vectorization support.
  ☆42Updated last week
• UCLA-SEAL / HeteroGen
  HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)
  ☆17Updated last year
• yzwangfeng / reram-synthesis
  A synthesis flow for hybrid processing-in-RRAM modes
  ☆12Updated 4 years ago
• yaoxufeng / RTLRewriter-Bench
  ☆44Updated last year
• pku-liang / Hector
  A hardware synthesis framework with multi-level paradigm
  ☆43Updated last year
• UCLA-VAST / GNN-DSE
  DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"
  ☆40Updated 2 years ago