yaohuicai / smoothe-artifact
☆10Updated 6 months ago
Alternatives and similar repositories for smoothe-artifact
Users that are interested in smoothe-artifact are comparing it to the libraries listed below
Sorting:
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 8 months ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆21Updated 6 months ago
- EQueue Dialect☆40Updated 3 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆11Updated 2 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- agile hardware-software co-design☆46Updated 3 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- ☆51Updated last month
- ☆19Updated 3 months ago
- ☆16Updated 3 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Updated last month
- HeteroCL-MLIR dialect for accelerator design☆40Updated 7 months ago
- ☆18Updated last week
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆23Updated last year
- ☆27Updated 6 months ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆19Updated 11 months ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆14Updated 7 months ago
- ☆25Updated last year
- ☆28Updated 2 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- ☆25Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- ☆24Updated 4 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆44Updated last month
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆27Updated 4 months ago
- ☆14Updated last month
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆18Updated 6 months ago