yaohuicai / smoothe-artifactLinks
☆13Updated 7 months ago
Alternatives and similar repositories for smoothe-artifact
Users that are interested in smoothe-artifact are comparing it to the libraries listed below
Sorting:
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆21Updated 7 months ago
- ☆25Updated last year
- EQueue Dialect☆40Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 8 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated 10 months ago
- ☆26Updated 3 years ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆28Updated 7 months ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆12Updated 3 months ago
- agile hardware-software co-design☆48Updated 3 years ago
- ☆31Updated last year
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆27Updated last year
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆23Updated last month
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆22Updated 4 months ago
- ☆28Updated 2 years ago
- PIMeval simulator and PIMbench suite☆31Updated this week
- ☆18Updated 2 weeks ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 7 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆55Updated 3 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆81Updated last year
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆37Updated 2 years ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆34Updated 6 months ago
- CGRA framework with vectorization support.☆32Updated last week
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆12Updated 11 months ago
- ☆16Updated 7 months ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆71Updated last month
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 5 years ago