yaohuicai / smoothe-artifactView external linksLinks
☆17Aug 9, 2025Updated 6 months ago
Alternatives and similar repositories for smoothe-artifact
Users that are interested in smoothe-artifact are comparing it to the libraries listed below
Sorting:
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Using e-graphs for logic synthesis (ICCAD'25)☆32Updated this week
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Apr 9, 2025Updated 10 months ago
- Connecting bv_decide to SMTLIB.☆13Jan 5, 2026Updated last month
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated 11 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆22May 24, 2025Updated 8 months ago
- ☆40Jan 22, 2026Updated 3 weeks ago
- SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)☆31Jan 15, 2026Updated last month
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 8 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Jul 12, 2023Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated this week
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- ☆23Nov 25, 2024Updated last year
- Egraphs Modulo Theories☆18Jun 10, 2025Updated 8 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆15Oct 3, 2024Updated last year
- ☆26Oct 6, 2023Updated 2 years ago
- Integer Multiplier Generator for Verilog☆23Jul 4, 2025Updated 7 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated last month
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆25Dec 6, 2022Updated 3 years ago
- ☆26Updated this week
- ☆24Nov 10, 2020Updated 5 years ago
- Artifacts of EVT ASPLOS'24☆29Mar 6, 2024Updated last year
- FLOWMATRIX: GPU-Assisted Information-Flow Analysis through Matrix-Based Representation, USENIX Security'22☆28Apr 17, 2023Updated 2 years ago
- Optimizing scheduler. Combinatorial instruction scheduling project.☆27Jan 7, 2026Updated last month
- A design automation framework to engineer decision diagrams yourself☆25Feb 9, 2026Updated last week
- LLM Evaluation Benchmark on Hardware Formal Verification☆35Apr 3, 2025Updated 10 months ago
- Multi-GPU dynamic scheduler using PGAS style cross-GPU communication☆29Jul 23, 2023Updated 2 years ago
- A translator from c to MLIR☆33Nov 15, 2021Updated 4 years ago
- Re-implementation of the TASO compiler using equality saturation☆138Jun 28, 2021Updated 4 years ago
- This is a Login application for Android using Parse server.☆10Nov 26, 2018Updated 7 years ago
- ☆21Nov 12, 2025Updated 3 months ago
- A standalone structural (gate-level) verilog parser☆40Feb 2, 2026Updated 2 weeks ago
- ☆81Jan 5, 2026Updated last month
- C++ parsing library for simple formats used in logic synthesis and formal verification☆39Jun 28, 2024Updated last year