☆18Aug 9, 2025Updated 9 months ago
Alternatives and similar repositories for smoothe-artifact
Users that are interested in smoothe-artifact are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- Using e-graphs for logic synthesis (ICCAD'25)☆34Updated this week
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆28Apr 9, 2025Updated last year
- ☆45Jan 22, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Connecting bv_decide to SMTLIB.☆13Jan 5, 2026Updated 4 months ago
- ☆22Nov 25, 2024Updated last year
- SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)☆32Jan 15, 2026Updated 3 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Project Status: Discontinued, New repository: spec2rtl-plugin☆25Feb 1, 2026Updated 3 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Mar 12, 2026Updated last month
- benchmarking e-graph extraction☆52Feb 2, 2026Updated 3 months ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆10Nov 27, 2024Updated last year
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆24May 24, 2025Updated 11 months ago
- Debugging PyO3 with Visual Studio Code☆16Apr 5, 2025Updated last year
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Jul 12, 2023Updated 2 years ago
- Egraphs Modulo Theories☆18Jun 10, 2025Updated 11 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- Multi-GPU dynamic scheduler using PGAS style cross-GPU communication☆29Jul 23, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- E-Graph library☆22Apr 4, 2024Updated 2 years ago
- An energy simulation framework for BPTT-based SNN inference and training.☆17Sep 6, 2023Updated 2 years ago
- Re-implementation of the TASO compiler using equality saturation☆140Jun 28, 2021Updated 4 years ago
- ☆16Feb 27, 2022Updated 4 years ago
- ☆26Oct 6, 2023Updated 2 years ago
- SAT-based ATPG using TG-Pro model☆19Jun 5, 2018Updated 7 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- FLOWMATRIX: GPU-Assisted Information-Flow Analysis through Matrix-Based Representation, USENIX Security'22☆28Apr 17, 2023Updated 3 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆19Jul 9, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Optimizing scheduler. Combinatorial instruction scheduling project.☆27Jan 7, 2026Updated 4 months ago
- Artifacts of EVT ASPLOS'24☆30Mar 6, 2024Updated 2 years ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆15Feb 22, 2026Updated 2 months ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- 4-bit Shampoo for Memory-Efficient Network Training (NeurIPS 2024)☆13Feb 13, 2025Updated last year
- Single-thread, end-to-end C++ implementation of the Bitnet (1.58-bit weight) model☆14Nov 17, 2024Updated last year
- ☆16Oct 13, 2020Updated 5 years ago