yaohuicai / smoothe-artifactLinks
☆16Updated last month
Alternatives and similar repositories for smoothe-artifact
Users that are interested in smoothe-artifact are comparing it to the libraries listed below
Sorting:
- EQueue Dialect☆40Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆31Updated last year
- ☆58Updated 5 months ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆20Updated 10 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆61Updated 11 months ago
- ☆17Updated 5 months ago
- ☆25Updated last year
- ☆18Updated 3 months ago
- ☆21Updated 7 months ago
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 9 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆13Updated 6 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 11 months ago
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 10 months ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆21Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- Asynchronous semantics for architectural simulation and synthesis.☆48Updated 3 weeks ago
- agile hardware-software co-design☆50Updated 3 years ago
- MLIR+EqSat☆16Updated last month
- ☆16Updated 3 years ago
- ☆46Updated 7 months ago
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆13Updated last year
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆28Updated last year
- ☆29Updated 3 years ago