A tiny Python package to parse spice raw data files.
☆54Dec 26, 2022Updated 3 years ago
Alternatives and similar repositories for spyci
Users that are interested in spyci are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆15Oct 20, 2022Updated 4 years ago
- Implementation of a Sub-Sampling PLL targeting SerDes Applications in SKYWATER PDK 130nm process☆10Apr 18, 2024Updated 2 years ago
- Generate SVG schematics and block diagrams without a mouse.☆34Jul 5, 2025Updated last year
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆59Jun 30, 2017Updated 9 years ago
- Hardware Description Library☆96Feb 17, 2026Updated 8 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Circuit Automatic Characterization Engine☆58Feb 7, 2025Updated last year
- Interchange formats for chip design.☆40Feb 15, 2026Updated 8 months ago
- repository for a bandgap voltage reference in SKY130 technology☆44Jan 20, 2023Updated 3 years ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆186Updated this week
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆511Updated this week
- PLL Designs on Skywater 130nm MPW☆26Dec 3, 2023Updated 2 years ago
- A python3 gm/ID starter kit☆101May 22, 2026Updated 5 months ago
- Simple and most probably incomplete parser for spectre netlists☆14Oct 4, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆403Sep 15, 2026Updated last month
- Python bindings for ngspice simulation engine☆74Mar 11, 2020Updated 6 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆249Nov 3, 2026Updated last week
- Python interface for Cadence Spectre☆28Feb 17, 2026Updated 8 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆91May 11, 2026Updated 5 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆83Oct 16, 2026Updated 3 weeks ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 7 months ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆21Mar 28, 2025Updated last year
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- LAYout with Gridded Objects v2☆71Jul 4, 2026Updated 4 months ago
- Few example of scripts and code in SKILL for cadence virtuoso.☆10Mar 31, 2016Updated 10 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆47Aug 8, 2026Updated 3 months ago
- Instrumentation amplifier (analog IP example)☆14Aug 23, 2024Updated 2 years ago
- An innovative Verilog-A compiler - reloaded☆54Updated this week
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆19Dec 5, 2023Updated 2 years ago
- Simulate electronic circuit using Python and the Ngspice / Xyce simulators☆879Sep 3, 2026Updated 2 months ago
- Read Spectre PSF files☆81Sep 9, 2026Updated 2 months ago
- An EDA tool for automatic device sizing using Gm/Id method.☆18Jan 10, 2026Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This library is a low level parser for the OpenAccess file format.☆16Jun 24, 2017Updated 9 years ago
- Online viewer of Xschem schematic files☆37Updated this week
- Integrated Circuit Layout☆63Feb 25, 2025Updated last year
- An innovative Verilog-A compiler☆203Aug 20, 2024Updated 2 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆203Aug 8, 2025Updated last year
- Top level CedarEDA integration package☆29Oct 22, 2024Updated 2 years ago
- DeviceModelingToolkit (DMT) is a Python tool targeted at helping modeling engineers extract model parameters, run circuit and TCAD simula…☆13Updated this week
Are these results useful?