Alternatives and similar repositories for Online-NgSpice-Simulator

Users that are interested in Online-NgSpice-Simulator are comparing it to the libraries listed below

• higuoxing / node-ngspice
  A frontend for NgSpice. (Archived and no longer maintained)
  ☆25Updated 6 years ago
• Qucs / ADMS
  ADMS is a code generator for some of Verilog-A
  ☆102Updated 3 years ago
• bunnie / netlist-checker
  EDIF netlist checker tool
  ☆26Updated 3 years ago
• imr / ngspice
  mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice
  ☆223Updated this week
• x-epic / EpicSim
  EpicSim Project
  ☆71Updated 4 years ago
• danielvilas / PySpice-Library
  Library of componentes for PySpice
  ☆13Updated 6 years ago
• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• torc-isi / torc
  Torc: Tools for Open Reconfigurable Computing
  ☆39Updated 8 years ago
• USCPOSH / AMS_KGD
  A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.
  ☆38Updated 4 years ago
• firesim / aws-fpga-firesim
  AWS Shell for FireSim
  ☆13Updated last year
• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆68Updated last year
• zylin / Verilog_VCD
  https://pypi.python.org/pypi/Verilog_VCD
  ☆23Updated 8 years ago
• toem / impulse.vscode
  impulse is an event and waveform visualization and analysis workbench (simulation, traces, logs) which helps engineers to comfortably und…
  ☆29Updated 2 months ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆88Updated 11 months ago
• tilk / yosys2digitaljs
  Export netlists from Yosys to DigitalJS
  ☆54Updated 3 months ago
• scale-lab / PVTsensors
  Designs for Process-Voltage-Temperature (PVT) Sensors with MCU
  ☆23Updated 5 years ago
• paripath / cdf
  Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format
  ☆13Updated 5 years ago
• ieee-ceda-datc / datc-rdf-calibrations
  ☆19Updated last year
• Qucs / gnucsator
  This package provides a gnucap based qucsator implementation.
  ☆14Updated 3 weeks ago
• ashwith / ngspicepy
  A python library for ngspice
  ☆13Updated 3 years ago
• litaotju / edif-parser
  A c project for EDIF format parse.
  ☆14Updated 9 years ago
• capn-freako / PyAMI
  Python package for IBIS-AMI model development and testing
  ☆31Updated 2 weeks ago
• aidangoettsch / asg
  An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.
  ☆29Updated 5 years ago
• LaurentCabaret / pyVhdl2Sch
  pyVhdl2sch is a python based VHDL to (pdf) schematic converter
  ☆33Updated 6 years ago
• The-OpenROAD-Project / TritonCTS
  Source codes and calibration scripts for clock tree synthesis
  ☆40Updated 5 years ago
• ucb-bar / OpenSoCFabric
  OpenSoC Fabric - A Network-On-Chip Generator
  ☆18Updated 8 years ago
• steveicarus / ivtest
  Regression test suite for Icarus Verilog. (OBSOLETE)
  ☆115Updated 2 years ago
• thesourcerer8 / StdCellLib
  LibreSilicon's Standard Cell Library Generator
  ☆21Updated last month
• tgingold / OpenTDC
  Time to Digital Converter (TDC)
  ☆34Updated 4 years ago
• YosysHQ / yosys-bigsim
  A collection of big designs to run post-synthesis simulations with yosys
  ☆50Updated 10 years ago