Alternatives and similar repositories for Online-NgSpice-Simulator

Users that are interested in Online-NgSpice-Simulator are comparing it to the libraries listed below

• higuoxing / node-ngspice
  A frontend for NgSpice. (Archived and no longer maintained)
  ☆25Updated 6 years ago
• bunnie / netlist-checker
  EDIF netlist checker tool
  ☆26Updated 2 years ago
• Qucs / ADMS
  ADMS is a code generator for some of Verilog-A
  ☆99Updated 2 years ago
• x-epic / EpicSim
  EpicSim Project
  ☆71Updated 4 years ago
• imr / ngspice
  mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice
  ☆220Updated this week
• firesim / aws-fpga-firesim
  AWS Shell for FireSim
  ☆13Updated 9 months ago
• PulseRain / Reindeer_Step
  Reindeer Soft CPU for Step CYC10 FPGA board
  ☆27Updated 4 years ago
• wuhanstudio / picorv32_tang
  A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
  ☆28Updated last year
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆83Updated 8 months ago
• ashwith / ngspicepy
  A python library for ngspice
  ☆12Updated 3 years ago
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆36Updated 2 years ago
• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• zylin / Verilog_VCD
  https://pypi.python.org/pypi/Verilog_VCD
  ☆23Updated 8 years ago
• rsnikhil / RISCV_Piccolo_v1
  Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).
  ☆34Updated 9 years ago
• westonb / open-pmic
  A current mode buck converter on the SKY130 PDK
  ☆30Updated 4 years ago
• SanDisk-Open-Source / pyvcd
  Python package for writing Value Change Dump (VCD) files.
  ☆122Updated 9 months ago
• freecores / turbo8051
  turbo 8051
  ☆29Updated 8 years ago
• julbouln / riscvsoc
  Mini RISC-V SOC
  ☆12Updated 9 years ago
• rgwan / bapi-rv32i
  A extremely size-optimized RV32I soft processor for FPGA.
  ☆28Updated 7 years ago
• Nic30 / d3-wave
  D3.js based wave (signal) visualizer
  ☆63Updated 2 weeks ago
• danielvilas / PySpice-Library
  Library of componentes for PySpice
  ☆13Updated 5 years ago
• steveicarus / ivtest
  Regression test suite for Icarus Verilog. (OBSOLETE)
  ☆115Updated 2 years ago
• toem / impulse.vscode
  impulse is an event and waveform visualization and analysis workbench (simulation, traces, logs) which helps engineers to comfortably und…
  ☆28Updated this week
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆56Updated 4 months ago
• freecores / 8051
  8051 core
  ☆106Updated 11 years ago
• LaurentCabaret / pyVhdl2Sch
  pyVhdl2sch is a python based VHDL to (pdf) schematic converter
  ☆33Updated 5 years ago
• ngspice / ngspice
  ☆180Updated last year
• IBM / hdl-tools
  Facilitates building open source tools for working with hardware description languages (HDLs)
  ☆65Updated 5 years ago
• yrrapt / caravel_amsat_txrx_ic
  ☆29Updated 4 years ago
• baochuquan / RISCV-MMU
  ☆14Updated 7 years ago