wulffern / aic2024
Advanced Integrated Circuits 2024
☆25Updated 6 months ago
Alternatives and similar repositories for aic2024
Users that are interested in aic2024 are comparing it to the libraries listed below
Sorting:
- Files for Advanced Integrated Circuits☆28Updated 2 months ago
- 9-bit SAR in skywater 130 nm☆14Updated 4 months ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 11 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- A python3 gm/ID starter kit☆47Updated 8 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year
- ☆46Updated 3 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆40Updated 2 months ago
- Custom IC Creator Simulation tools☆17Updated 2 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- Advanced integrated circuits 2023☆30Updated last year
- Circuit Automatic Characterization Engine☆47Updated 3 months ago
- Open Analog Design Environment☆23Updated last year
- ☆79Updated 4 months ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆16Updated last month
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆62Updated last week
- A set of rules and recommendations for analog and digital circuit designers.☆28Updated 6 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆41Updated 10 months ago
- Parasitic Extraction for KLayout☆20Updated this week
- Online viewer of Xschem schematic files☆23Updated 5 months ago
- Skywaters 130nm Klayout PDK☆23Updated 3 months ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- Verilog-A simulation models☆71Updated 4 months ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- Reinforcement learning assisted analog layout design flow.☆22Updated 9 months ago
- MOSIS MPW Test Data and SPICE Models Collections☆36Updated 5 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆31Updated 3 years ago