Xilinx / kria-dockerLinks
☆14Updated last year
Alternatives and similar repositories for kria-docker
Users that are interested in kria-docker are comparing it to the libraries listed below
Sorting:
- ☆30Updated last year
- ☆31Updated 2 years ago
- ☆45Updated 4 years ago
- PYNQ support and examples for Kria SOMs☆111Updated 10 months ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆61Updated 3 months ago
- Open source AMD Xilinx Kria UltraScale+ SoM baseboard☆46Updated 5 months ago
- Temporary repo to gather information about the Kria KV260 board☆69Updated 3 years ago
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆26Updated last week
- Ref design combining the Zynq UltraScale+ MPSoC with the Hailo AI accelerator☆28Updated 7 months ago
- Avnet Board Definition Files☆134Updated 3 months ago
- PYNQ Composabe Overlays☆73Updated last year
- ☆12Updated last year
- Board files to build Ultra 96 PYNQ image☆155Updated 6 months ago
- Demonstration of Automatic Gain Control with PYNQ☆15Updated 3 years ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆38Updated 4 years ago
- Kria Vitis platforms and overlays☆103Updated 2 months ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆70Updated 3 years ago
- Networking Overlay on PYNQ☆49Updated 6 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆130Updated last year
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- Solving Sudokus using open source formal verification tools☆17Updated 2 years ago
- Rapid Abstraction FPGA Toolbox - Python toolbox which provides direct access to FPGA hardware peripherals☆28Updated 3 months ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆28Updated 4 months ago
- ☆28Updated last week
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆90Updated 6 months ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- LLM-Aided FPGA Design for Signal Processing Applications☆27Updated last month
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆15Updated last year
- A multi-board Extended Kalman Filter (EKF)☆32Updated 6 years ago
- VHDL PCIe Transceiver☆28Updated 5 years ago