Xilinx Soft-IP HDMI Rx/Tx core Linux drivers
☆46Oct 19, 2025Updated 4 months ago
Alternatives and similar repositories for hdmi-modules
Users that are interested in hdmi-modules are comparing it to the libraries listed below
Sorting:
- Test of the USB3 IP Core from Daisho on a Xilinx device☆101Oct 3, 2019Updated 6 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 7 years ago
- Compiling finite generators to digital logic. WIP☆13Aug 24, 2020Updated 5 years ago
- Super simple Unicorn based CLI arm64 emulator☆11Nov 11, 2020Updated 5 years ago
- Hardware Abstraction Layer (HAL) for NXP LPC800 series of microcontrollers, written in the Rust programming language☆35Oct 2, 2022Updated 3 years ago
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Nov 29, 2019Updated 6 years ago
- Generate graphviz dot files from InfiniBand topology dumps.☆16Feb 11, 2024Updated 2 years ago
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 5 years ago
- Mirror of the OpenFabrics NVMe Windows driver repository☆18Jul 11, 2017Updated 8 years ago
- hacktastic stlink swo/swv magical plaything (maybe)☆20Dec 19, 2014Updated 11 years ago
- Relaxed Rust (for cats)☆14Nov 20, 2019Updated 6 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Feb 22, 2026Updated last week
- kintex7 ov13850 fpga mipi camera☆20Dec 2, 2025Updated 2 months ago
- Project files to build libffi under Visual Studio☆22Sep 6, 2012Updated 13 years ago
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Dec 24, 2016Updated 9 years ago
- Zero-Config Single-Node Workload Manager☆17Jan 5, 2021Updated 5 years ago
- A naive verilog/systemverilog formatter☆21Mar 22, 2025Updated 11 months ago
- A .NET implementation of TEA, XTEA and XXTEA algorithm.☆17Oct 9, 2019Updated 6 years ago
- Variscite BSP layer for FSL community BSP☆20Feb 18, 2025Updated last year
- Follow nginx log, and find out bad guys!☆23Feb 2, 2026Updated 3 weeks ago
- Open Source Windows UAC2 driver☆19Feb 24, 2013Updated 13 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- libusb-0.1 golang wrapper☆33Jan 21, 2016Updated 10 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆64Feb 13, 2025Updated last year
- Small projects intended to run on the Digilent Zybo development board, utilizing PetaLinux on the Zynq's ARM processor.☆23Aug 19, 2016Updated 9 years ago
- Proxy LLVM calls into Rust own shared library in runtime☆34Mar 21, 2024Updated last year
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 2 years ago
- ☆115Mar 24, 2025Updated 11 months ago
- ☆29Jan 15, 2021Updated 5 years ago
- MLIR metal dialect☆36Sep 18, 2024Updated last year
- Run Time for AIE and FPGA based platforms☆651Updated this week
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆132Aug 14, 2025Updated 6 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- Gateware for USB2Sniffer☆30May 13, 2021Updated 4 years ago
- Kernel mode to user mode dll injection.☆14Nov 10, 2024Updated last year
- Skyloft: A General High-Efficient Scheduling Framework in User Space (SOSP 2024)☆37Sep 15, 2024Updated last year
- OpenCL Demos for Xilinx FPGAs☆31Dec 7, 2015Updated 10 years ago
- Command line tool for Tsinghua University network authentication☆27Aug 23, 2019Updated 6 years ago