Alternatives and similar repositories for hdmi-modules

Users that are interested in hdmi-modules are comparing it to the libraries listed below

• Xilinx / meta-petalinux
  meta-petalinux distro layer supporting Xilinx Tools
  ☆92Updated 3 weeks ago
• Avnet / petalinux
  Repository used to support automated builds under PetaLinux tools that use Yocto.
  ☆61Updated 3 months ago
• Xilinx / hdf-examples
  ☆17Updated last year
• Xilinx / meta-xilinx-tools
  Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.
  ☆62Updated 3 weeks ago
• Digilent / u-boot-digilent
  u-boot-xarm from xilinx git repo with Digilent additions
  ☆32Updated 10 months ago
• h-nasiri / Zynq-Linux-DMA
  DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.
  ☆39Updated 8 years ago
• fpgadeveloper / ethernet-fmc-zynq-gem
  Example design for the Ethernet FMC using the hard GEMs of the Zynq
  ☆56Updated last month
• strezh / XPDMA
  PCIe DMA Subsystem based on Xilinx XAPP1171
  ☆46Updated 2 years ago
• imrickysu / ZYNQ-Cookbook
  This is a wiki and code sharing for ZYNQ
  ☆73Updated 9 years ago
• Xilinx / bootgen
  bootgen source code
  ☆45Updated 3 weeks ago
• Avnet / hdl
  ☆112Updated 3 months ago
• CoreyChen922 / sata3_host_controller
  It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.
  ☆72Updated last year
• Digilent / linux-digilent
  Linux Repository for digilent boards
  ☆87Updated 6 months ago
• altera-fpga / u-boot-socfpga
  Official Intel SOCFPGA U-Boot repository. Note: (1) A "RC" labeled branch is for internal active development use and customer early acces…
  ☆108Updated 2 months ago
• westerndigitalcorporation / swerv_eh1_fpga
  FPGA reference design for the the Swerv EH1 Core
  ☆71Updated 5 years ago
• Digilent / digilent-apps
  ☆14Updated 2 years ago
• freecores / turbo8051
  turbo 8051
  ☆29Updated 7 years ago
• Xilinx / open-amp
  ☆21Updated 3 weeks ago
• circuitvalley / USB3_MIPI_CSI2_RX_V2_Crosslink_NX
  MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…
  ☆58Updated 4 months ago
• DUNE / pl-nvme
  ☆32Updated 4 years ago
• fpgadeveloper / zedboard-axi-dma
  Demonstration of the AXI DMA engine on the ZedBoard
  ☆53Updated 4 years ago
• xyzxinyizhang / FPGA-SFP-communication-with-Aurora
  ☆19Updated 6 years ago
• xupsh / Amp-zynq
  Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors
  ☆22Updated 9 years ago
• freecores / ethmac
  Ethernet MAC 10/100 Mbps
  ☆83Updated 5 years ago
• Poofjunior / fpga_fast_serial_sort
  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
  ☆40Updated 9 years ago
• XUANTIE-RV / xuantie-yocto
  Yocto project for Xuantie RISC-V CPU
  ☆39Updated last month
• fpgadeveloper / ethernet-fmc-axi-eth
  Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks
  ☆66Updated last month
• VideoGPU / MIPI_CSI2_TX
  VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes
  ☆67Updated 2 years ago
• PulseRain / Rattlesnake
  PulseRain Rattlesnake - RISCV RV32IMC Soft CPU
  ☆34Updated 5 years ago
• Xilinx-Wiki-Projects / software-prototypes
  ☆69Updated 3 weeks ago