Alternatives and similar repositories for cReComp

Users that are interested in cReComp are comparing it to the libraries listed below

• Kumikomi / OpenReroc
  OpenReroc (Open source Reconfigurable robot component)
  ☆10Updated 9 years ago
• Digilent / Petalinux-Zybo-Z7-20
  ☆56Updated 3 years ago
• godzilla-max / freertps
  a free, portable, minimalist, work-in-progress RTPS implementation
  ☆12Updated 8 years ago
• PyHDI / PyCoRAM
  Python-based Portable IP-core Synthesis Framework for FPGA-based Computing
  ☆53Updated 9 years ago
• rits-drsl / ZybotR2-96-fpt19
  An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019
  ☆18Updated 5 years ago
• ryuz / jelly
  Original FPGA platform
  ☆71Updated last week
• fixstars / xg_mac
  10G Ethernet MAC implementation
  ☆23Updated 5 years ago
• ros2-forest / forest
  Automated Integration of High-Level Synthesis FPGA Modules with ROS2 Systems
  ☆23Updated 5 years ago
• lp6m / ImageDetectionHW2
  HOG + SVM on FPGA
  ☆27Updated 5 years ago
• HirokiNakahara / FPGA_lecture
  Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.
  ☆28Updated 4 years ago
• Xilinx / KRS
  The Kria Robotics Stack (KRS) is a ROS 2 superset for industry, an integrated set of robot libraries and utilities to accelerate the deve…
  ☆59Updated last year
• ikwzm / ZynqMP-FPGA-Ubuntu18.04-Ultra96
  Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2
  ☆19Updated 5 years ago
• sonydevworld / spresense-nuttx
  NuttX fork for Spresense
  ☆41Updated 3 years ago
• ikwzm / ZynqMP-FPGA-Linux
  FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)
  ☆132Updated 5 months ago
• polyphony-dev / polyphony
  Polyphony is Python based High-Level Synthesis compiler.
  ☆109Updated last year
• ryuz / BinaryBrain
  Binary Neural Network Framework for FPGA(Differentiable LUT)
  ☆172Updated 6 months ago
• fixstars / ultra96_design
  Repository of HW design and SW for Ultra96 board + MIPI board
  ☆17Updated 6 years ago
• lp6m / VexRiscv_Ultra96
  Implementation VexRiscv on ultra96
  ☆13Updated 3 years ago
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆107Updated 4 years ago
• warclab / zycap
  Zynq PR Management
  ☆13Updated 9 years ago
• mROS-base / mROS
  A light-weighted runtime environment for ROS nodes onto embedded micro-controller
  ☆70Updated 5 years ago
• Digilent / reVISION-Zybo-Z7-20
  ☆12Updated 7 years ago
• Xilinx / Xilinx_Kria_KV260_Workshop
  ☆52Updated 4 years ago
• vengineer-systemverilog / All-of-SystemVerilog
  みんなのSystemVerilog
  ☆19Updated 3 years ago
• MakeLSI / OpenRule1um
  Open design rule (1um)
  ☆22Updated 3 years ago
• HirokiNakahara / GUINNESS
  GUINNESS: A GUI-based binarized deep Neural NEtwork SyntheSizer toward an FPGA
  ☆181Updated 6 years ago
• tokuden / NahiViva
  Vivadoの操作を自動化する
  ☆13Updated 4 years ago
• Avnet / Ultra96-PYNQ
  Board files to build Ultra 96 PYNQ image
  ☆157Updated 4 months ago
• d-kato / mbed-gr-libs
  Library group for GR-boards.
  ☆12Updated 5 years ago
• kalmi / fpga-cam-spartan6-mt9v034
  ☆12Updated 8 years ago