XUANTIE-RV / thead-extension-specLinks
XuanTie vendor extension Instruction Set spec
☆41Updated 5 months ago
Alternatives and similar repositories for thead-extension-spec
Users that are interested in thead-extension-spec are comparing it to the libraries listed below
Sorting:
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆103Updated 7 months ago
- Documentation of the RISC-V C API☆78Updated this week
- ☆89Updated 2 months ago
- ☆96Updated 2 months ago
- RISC-V Summit China 2023☆40Updated 2 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- RISC-V architecture concurrency model litmus tests☆92Updated 5 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- ☆32Updated this week
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Updated 4 months ago
- PLIC Specification☆150Updated 2 months ago
- ☆42Updated 3 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆42Updated last year
- RISC-V Packed SIMD Extension☆151Updated 2 weeks ago
- ☆39Updated last week
- RISC-V Profiles and Platform Specification☆114Updated 2 years ago
- Containing dozens of real-world and synthetic tests, CoreMark®-PRO (2015) is an industry-standard benchmark that measures the multi-proce…☆210Updated last year
- ☆39Updated 4 years ago
- Open-source high-performance non-blocking cache☆91Updated last week
- ☆34Updated 3 years ago
- ☆10Updated 5 years ago
- A libgloss replacement for RISC-V that supports HTIF☆40Updated last year
- The multi-core cluster of a PULP system.☆109Updated 2 weeks ago
- Qemu for Xuantie RISC-V CPU, a generic machine emulator and virtualizer.☆49Updated 3 months ago
- Hardware design with Chisel☆35Updated 2 years ago
- RISC-V Nexus Trace TG documentation and reference code☆55Updated 10 months ago
- RISC-V port of newlib☆101Updated 3 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆43Updated 4 months ago
- ☆147Updated last year
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆150Updated 3 years ago