google / android-riscv64
Issues and discussions around RISC-V support in AOSP.
☆223Updated 6 months ago
Related projects ⓘ
Alternatives and complementary repositories for android-riscv64
- ☆65Updated last year
- meta repo for AOSP for RISC-V Project. General tasks and issues here.☆108Updated 4 months ago
- Patches & Script for AOSP to run on Xuantie RISC-V CPU☆465Updated 4 months ago
- Gunyah is a Type-1 hypervisor designed for strong security, performance and modularity.☆306Updated 10 months ago
- RISC-V Architecture Profiles☆116Updated 2 weeks ago
- RISC-V Profiles and Platform Specification☆112Updated last year
- OpenEmbedded/Yocto layer for RISC-V Architecture☆365Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆195Updated this week
- Reference setup for Linux kernel development in VSCode☆202Updated 6 months ago
- "DHRYSTONE" Benchmark Program by Reinhold P. Weicker☆73Updated 7 months ago
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆40Updated this week
- Yet another Linux Distro for RISC-V!☆51Updated 2 weeks ago
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆89Updated 3 months ago
- Everything we learnt from hacking Arm Mali GPUs.☆142Updated last month
- OpenXuantie - OpenC906 Core☆322Updated 4 months ago
- ☆59Updated 3 years ago
- Arm C Language Extensions (ACLE)☆89Updated this week
- Device Tree Compiler☆230Updated last week
- RISC-V Processor Trace Specification☆162Updated last week
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆245Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆195Updated last week
- Freedom U540-C000 Bootloader Code☆85Updated 4 years ago
- The main Embench repository☆258Updated 2 months ago
- PLIC Specification☆133Updated last year
- ☆80Updated this week
- Training Materials for RISC-V HW/SW, focusing on compilers, emulators, and virtual machines. provided by PLCT Lab.☆33Updated 6 months ago
- RISC-V IOMMU Specification☆93Updated last month
- A utility for decoding aarch64 ESR register values.☆74Updated this week
- Arm SystemReady☆54Updated this week
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆144Updated 2 months ago