☆43Apr 2, 2021Updated 4 years ago
Alternatives and similar repositories for riscv64-nommu-buildroot
Users that are interested in riscv64-nommu-buildroot are comparing it to the libraries listed below
Sorting:
- K210 run linux nommu (From Damien Le Moal's patch)☆161Jul 2, 2023Updated 2 years ago
- buildroot fork☆38Nov 16, 2025Updated 3 months ago
- Linux0.11 with MMU for K210(RISC-V) Version☆90Mar 11, 2020Updated 5 years ago
- Porting mgba emulator to kendryte K210.☆30Apr 7, 2019Updated 6 years ago
- RISC-V Electronic Badge open source hardware project☆19Aug 7, 2023Updated 2 years ago
- build mainline SBI and Linux for allwinner D1 nezha board☆10Jun 30, 2021Updated 4 years ago
- Kendryte K210 / MaixGo stuff☆149Mar 18, 2023Updated 2 years ago
- Support for Kendryte K210 AI capable SOC☆20Feb 8, 2026Updated last month
- buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"☆26Apr 23, 2024Updated last year
- L5 R5：Espressif 400MHz RISC-V MCU (ESP32-P4)☆16Jan 10, 2023Updated 3 years ago
- Kakao Linux☆39May 30, 2025Updated 9 months ago
- riscv uclinux☆15Aug 9, 2019Updated 6 years ago
- Mainline-friendly SPL for D1☆34Nov 1, 2022Updated 3 years ago
- ☆19Jul 25, 2018Updated 7 years ago
- Apache NuttX RTOS for Pine64 Ox64 64-bit RISC-V SBC (BouffaloLab BL808)☆41Mar 3, 2026Updated last week
- ☆21Sep 3, 2017Updated 8 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- Release KiteRF is a SDR system with K210 & FPGA & ESP32 as its core controller, which make SDR more intelligent, portable and cheap.☆25May 6, 2020Updated 5 years ago
- linux-4.14.xxx for Phytium soc family, the ft2000plus chipset☆11Oct 20, 2019Updated 6 years ago
- Toolchain to compile HeliosSDK.☆10Mar 14, 2025Updated 11 months ago
- Code of Air32☆17Jun 4, 2024Updated last year
- Convert cklink-lite.hex to support stm32f103 as cklink-lite debugger☆13Mar 2, 2023Updated 3 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 4 years ago
- ESP-IDF tinyusb additions☆10Sep 30, 2021Updated 4 years ago
- ☆10Jul 3, 2019Updated 6 years ago
- ☆13Dec 27, 2022Updated 3 years ago
- Tang-Hex-BSP: BSP for ZYNQ 7020 based FPGA Board Tang-Hex☆13Apr 28, 2019Updated 6 years ago
- A serial text terminal written in Verilog for Tang SiPeed Primer FPGA☆15Dec 13, 2021Updated 4 years ago
- Using PicoPD as Bench Power Supply☆18Feb 7, 2024Updated 2 years ago
- Various file for the Sipeed MaixPy K210☆12Jul 6, 2019Updated 6 years ago
- Seeed code for the Kendryte K210 SoC on Arduino☆51Sep 4, 2019Updated 6 years ago
- This project is no longer maintained Not recommended for product development.☆202Jul 4, 2022Updated 3 years ago
- Peripheral access API crate (PAC) for K210 SoC, generated by svd2rust☆30Feb 15, 2024Updated 2 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago
- GDB Stub for RT-Thread(already in RT-Thread master)☆17Jan 10, 2015Updated 11 years ago
- Dual DVI Interface Powered By RP2040☆18Feb 17, 2022Updated 4 years ago
- 2015 Christmas Project☆16Sep 3, 2016Updated 9 years ago
- Any information related to investigating the Intel Edison kernel, U-Boot, SoC hardware, ACPI, tools to build the image etc.☆14Updated this week