Alternatives and similar repositories for linux

Users that are interested in linux are comparing it to the libraries listed below

• XUANTIE-RV / xuantie-gnu-toolchain
  GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……
  ☆106Updated 8 months ago
• XUANTIE-RV / qemu
  Qemu for Xuantie RISC-V CPU, a generic machine emulator and virtualizer.
  ☆49Updated 5 months ago
• bigmagic123 / d1-nezha-baremeta
  riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)
  ☆87Updated 3 years ago
• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆116Updated 2 years ago
• riscv / riscv-aia
  ☆98Updated 2 weeks ago
• XUANTIE-RV / xuantie-yocto
  Yocto project for Xuantie RISC-V CPU
  ☆40Updated 4 months ago
• XUANTIE-RV / openc906
  OpenXuantie - OpenC906 Core
  ☆380Updated last year
• riscvarchive / riscv-CMOs
  ☆89Updated 4 months ago
• Nuclei-Software / nuclei-sdk
  Nuclei RISC-V Software Development Kit
  ☆154Updated 2 weeks ago
• michaeljclark / busybear-linux
  busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.
  ☆98Updated last year
• riscv / riscv-plic-spec
  PLIC Specification
  ☆150Updated 4 months ago
• riscvarchive / riscv-newlib
  RISC-V port of newlib
  ☆102Updated 3 years ago
• XUANTIE-RV / opene906
  OpenXuantie - OpenE906 Core
  ☆151Updated last year
• ilg-archived / riscv-none-gcc
  The GNU MCU Eclipse RISC-V Embedded GCC
  ☆79Updated 6 years ago
• riscv-boom / riscv-coremark
  Setup scripts and files needed to compile CoreMark on RISC-V
  ☆72Updated last year
• xpack-dev-tools / riscv-none-embed-gcc-xpack
  DEPRECATED: Please update to risc-none-elf-gcc-xpack
  ☆125Updated 3 years ago
• five-embeddev / riscv-scratchpad
  RISC-V Scratchpad
  ☆73Updated 3 years ago
• cnrv / RISCV-East-Asia-Biweekly-Sync
  Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.
  ☆23Updated last week
• risclite / ARM9-compatible-soft-CPU-core
  This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…
  ☆89Updated 5 years ago
• freecores / 8051
  8051 core
  ☆109Updated 11 years ago
• XUANTIE-RV / opensbi
  ☆17Updated 4 months ago
• riscvarchive / riscv-aclint
  ☆42Updated 3 years ago
• starfive-tech / VisionFive
  ☆96Updated 3 years ago
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆169Updated this week
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆199Updated last week
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆283Updated last week
• XUANTIE-RV / opene902
  OpenXuantie - OpenE902 Core
  ☆165Updated last year
• eembc / coremark-pro
  Containing dozens of real-world and synthetic tests, CoreMark®-PRO (2015) is an industry-standard benchmark that measures the multi-proce…
  ☆213Updated last year
• illustris / FreeRTOS-RISCV
  A port of FreeRTOS for the RISC-V ISA
  ☆79Updated 6 years ago
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆153Updated last year