Alternatives and similar repositories for v8

Users that are interested in v8 are comparing it to the libraries listed below

• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆193Updated last month
• riscvarchive / risc-v-getting-started-guide
  The official RISC-V getting started guide
  ☆202Updated last year
• lastmjs / wasm-metal
  A bare metal physical implementation of WebAssembly. That's right, a WebAssembly CPU.
  ☆373Updated 4 years ago
• riscv-software-src / riscv-angel
  JavaScript RISC-V ISA Simulator. Boots linux in a web-browser.
  ☆353Updated 5 years ago
• ISRC-CAS / v8-riscv
  PLCT实验室 V8 for RISC-V 的主仓库。2020年完成部署。
  ☆24Updated 5 years ago
• piranna / wasmachine
  Put WebAssembly in your washing machine
  ☆213Updated 8 years ago
• andrescv / jupiter
  RISC-V Assembler and Runtime Simulator
  ☆438Updated last year
• standardsemiconductor / lion
  Where Lions Roam: RISC-V on the VELDT
  ☆263Updated last month
• larkmjc / rv8
  RISC-V simulator for x86-64
  ☆719Updated 3 years ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆515Updated last year
• riscvarchive / riscv-gcc
  ☆372Updated 2 years ago
• openpower-cores / a2i
  ☆247Updated 3 years ago
• riscv / riscv-crypto
  RISC-V cryptography extensions standardisation work.
  ☆402Updated last year
• stevehoover / warp-v
  WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.
  ☆243Updated 8 months ago
• westerndigitalcorporation / RISC-V-Linux
  This repository provides a Linux kernel bootable on RISC-V boards from SiFive
  ☆170Updated 5 years ago
• riscvarchive / riscv-binutils-gdb
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆150Updated 3 years ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆216Updated last year
• riscvarchive / riscv-software-list
  The RISC-V software tools list, as seen on riscv.org
  ☆476Updated 4 years ago
• os-fpga / 1st-CLaaS
  Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications
  ☆208Updated 4 months ago
• riscvarchive / riscv-code-size-reduction
  ☆148Updated last year
• XUANTIE-RV / riscv-aosp
  Patches & Script for AOSP to run on Xuantie RISC-V CPU
  ☆475Updated last year
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Updated 3 weeks ago
• fernandotcl / TinyEMU
  Tweaks to Fabrice Bellard's TinyEMU
  ☆147Updated 2 years ago
• nullpo-head / xv6-mips
  A MIPS port of xv6
  ☆81Updated 9 years ago
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆65Updated 2 years ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆376Updated 2 years ago
• jhhuh / tinyemu
  Fabrice Bellard's tinyemu (https://bellard.org/tinyemu/)
  ☆65Updated 4 years ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆223Updated last year
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆226Updated 4 years ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,148Updated last month