Port of Google v8 engine to RISC-V.
☆245Nov 10, 2025Updated 4 months ago
Alternatives and similar repositories for v8
Users that are interested in v8 are comparing it to the libraries listed below
Sorting:
- PLCT实验室 V8 for RISC-V 的主仓库。2020年完成部署。☆24Jul 25, 2020Updated 5 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- Working Draft of the RISC-V J Extension Specification☆194Updated this week
- ☆22Nov 12, 2020Updated 5 years ago
- CoreMark 1.0 ported to WebAssembly☆44Apr 2, 2021Updated 4 years ago
- RISC-V simulator for x86-64☆722Feb 5, 2022Updated 4 years ago
- FreeBSD src tree☆18Oct 12, 2020Updated 5 years ago
- ☆13Dec 20, 2025Updated 2 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,090Feb 5, 2026Updated last month
- The fastest RISC-V sandbox☆1,027Feb 26, 2026Updated last week
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 2 years ago
- Loadable Module for Keystone Enclave☆19Sep 24, 2022Updated 3 years ago
- Patches & Script for AOSP to run on Xuantie RISC-V CPU☆475Jun 18, 2024Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,153Feb 21, 2026Updated 2 weeks ago
- A template for building new projects/platforms using the BOOM core.☆25Jan 14, 2019Updated 7 years ago
- Working Draft of the RISC-V Debug Specification Standard☆505Mar 1, 2026Updated last week
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 4 months ago
- Spike, a RISC-V ISA Simulator☆3,028Feb 26, 2026Updated last week
- RISC-V Packed SIMD Extension☆159Updated this week
- Where Lions Roam: RISC-V on the VELDT☆265Dec 15, 2025Updated 2 months ago
- BUSE: Block device in user space☆15Apr 19, 2022Updated 3 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Nov 3, 2021Updated 4 years ago
- 面向可信执行环境的OS。☆12May 9, 2025Updated 10 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- Working draft of the proposed RISC-V V vector extension☆1,072Mar 17, 2024Updated last year
- RISC-V Proxy Kernel☆687Oct 2, 2025Updated 5 months ago
- A scala based simulator for circuits described by a LoFirrtl file☆50Jan 12, 2023Updated 3 years ago
- ☆20Dec 19, 2025Updated 2 months ago
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆17Nov 15, 2021Updated 4 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 5 years ago
- Moved to https://git.beagleboard.org/beagleconnect/freedom☆36Dec 16, 2022Updated 3 years ago
- Code for the paper "LLM Meets Bounded Model Checking: Neuro-symbolic Loop Invariant Inference" at ASE 2024☆26Sep 3, 2024Updated last year
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated this week
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago
- LLVM Implementation of different ShadowStack schemes for x86_64☆39May 2, 2020Updated 5 years ago
- The official RISC-V getting started guide☆202Feb 12, 2024Updated 2 years ago
- User programs for rCore OS☆19Jun 7, 2022Updated 3 years ago