Alternatives and similar repositories for v8

Users that are interested in v8 are comparing it to the libraries listed below

• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆188Updated 2 months ago
• riscvarchive / risc-v-getting-started-guide
  The official RISC-V getting started guide
  ☆202Updated last year
• lastmjs / wasm-metal
  A bare metal physical implementation of WebAssembly. That's right, a WebAssembly CPU.
  ☆370Updated 4 years ago
• westerndigitalcorporation / RISC-V-Linux
  This repository provides a Linux kernel bootable on RISC-V boards from SiFive
  ☆170Updated 5 years ago
• riscv-software-src / riscv-angel
  JavaScript RISC-V ISA Simulator. Boots linux in a web-browser.
  ☆347Updated 4 years ago
• andrescv / jupiter
  RISC-V Assembler and Runtime Simulator
  ☆432Updated last year
• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆706Updated 3 years ago
• MPACT-ORG / llvm-project
  The LLVM Project is a collection of modular and reusable compiler and toolchain technologies. Note: the repository does not accept github…
  ☆31Updated 2 weeks ago
• riscvarchive / riscv-software-list
  The RISC-V software tools list, as seen on riscv.org
  ☆468Updated 4 years ago
• riscvarchive / riscv-binutils-gdb
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆149Updated 3 years ago
• openpower-cores / a2i
  ☆247Updated 2 years ago
• ISRC-CAS / v8-riscv
  PLCT实验室 V8 for RISC-V 的主仓库。2020年完成部署。
  ☆23Updated 4 years ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆506Updated 10 months ago
• riscvarchive / riscv-gcc
  ☆369Updated 2 years ago
• XUANTIE-RV / riscv-aosp
  Patches & Script for AOSP to run on Xuantie RISC-V CPU
  ☆470Updated last year
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆211Updated last year
• riscvarchive / riscv-code-size-reduction
  ☆149Updated last year
• os-fpga / 1st-CLaaS
  Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications
  ☆203Updated 2 months ago
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆65Updated last year
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Updated last week
• vmware-archive / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆445Updated 4 years ago
• standardsemiconductor / lion
  Where Lions Roam: RISC-V on the VELDT
  ☆260Updated 11 months ago
• atrosinenko / qemujs
  Qemu.js source code with proof-of-concept machine-code-to-WASM JIT.
  ☆270Updated 6 years ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,089Updated 4 months ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆644Updated 3 weeks ago
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆92Updated 4 years ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆201Updated 5 years ago
• nullpo-head / xv6-mips
  A MIPS port of xv6
  ☆79Updated 9 years ago
• riscv / riscv-crypto
  RISC-V cryptography extensions standardisation work.
  ☆391Updated last year
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆373Updated last year