Reusable Verilog 2005 components for FPGA designs
☆52Dec 14, 2025Updated 5 months ago
Alternatives and similar repositories for libfpga
Users that are interested in libfpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MiniMig for TurboChameleon64☆19Nov 16, 2019Updated 6 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆38Jul 1, 2023Updated 2 years ago
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆15Mar 5, 2018Updated 8 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆74Dec 17, 2025Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago
- Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink☆302Dec 14, 2025Updated 5 months ago
- Arena Allocator implementation in C☆13Jun 20, 2025Updated 11 months ago
- Some materials and sample source for RV32 OS projects.☆22May 31, 2022Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 4 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- 3-stage RV32IMACZb* processor with debug☆1,052Apr 23, 2026Updated last month
- ☆15Mar 27, 2026Updated last month
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 6 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- A flexible SoC emulator for ARM Cortex-M3☆15Apr 13, 2022Updated 4 years ago
- 301 Moved Permanently☆87Mar 26, 2026Updated last month
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 13 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆31Oct 28, 2018Updated 7 years ago
- verilog/FPGA hardware description for very simple GPU☆16Apr 9, 2019Updated 7 years ago
- ☆19Aug 27, 2022Updated 3 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- An oscilloscope written for the Mojo V3, a Spartan-6 based FPGA☆11May 23, 2017Updated 9 years ago
- An experimental CPU core with 8-bit instruction words and 32-bit registers☆19Jun 1, 2025Updated 11 months ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆257Jan 28, 2026Updated 3 months ago
- ☆13Nov 14, 2022Updated 3 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆35Mar 21, 2020Updated 6 years ago
- switchable 68K CPU-Core☆60Mar 24, 2025Updated last year
- Git command daqo, read will not worry about use git命令大全，看完不愁不会用☆12Jun 22, 2019Updated 6 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆268Mar 15, 2019Updated 7 years ago
- RIA Web Application Framework for HTML5 Canvas inspired by Adobe Flex / Flash. Style-able, skin-able, customize-able Javascript UI compon…☆24Nov 6, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- fpga for utrasound mobile device☆13Aug 10, 2015Updated 10 years ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Sep 24, 2024Updated last year
- Parametric Binary to BCD Converter Using Double Dabble / Shift and Add 3 Algorithm☆16May 28, 2015Updated 10 years ago
- Configurable RISC-V Processor☆20May 16, 2026Updated last week
- Public resources available for Xilinx MPSOC+ and SDSOC hardware☆18May 26, 2017Updated 8 years ago
- servo motor control with FPGA☆10Nov 14, 2015Updated 10 years ago
- Programmable persistent computers for Minecraft.☆15Feb 25, 2022Updated 4 years ago