Wren6991 / libfpga
Reusable Verilog 2005 components for FPGA designs
☆40Updated last year
Alternatives and similar repositories for libfpga:
Users that are interested in libfpga are comparing it to the libraries listed below
- Wishbone interconnect utilities☆38Updated last week
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- Experimental flows using nextpnr for Xilinx devices☆41Updated 2 weeks ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆22Updated 4 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆52Updated this week
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Miscellaneous ULX3S examples (advanced)☆75Updated 3 weeks ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆37Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated last month
- Another tiny RISC-V implementation☆54Updated 3 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- Fusesoc compatible rtl cores☆15Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆49Updated last month
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆36Updated 3 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆43Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- Spen's Official OpenOCD Mirror☆48Updated 11 months ago
- Wishbone controlled I2C controllers☆45Updated 3 months ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆25Updated 6 years ago