Reusable Verilog 2005 components for FPGA designs
☆50Dec 14, 2025Updated 3 months ago
Alternatives and similar repositories for libfpga
Users that are interested in libfpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MiniMig for TurboChameleon64☆19Nov 16, 2019Updated 6 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆36Jul 1, 2023Updated 2 years ago
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆15Mar 5, 2018Updated 8 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆72Dec 17, 2025Updated 3 months ago
- Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink☆294Dec 14, 2025Updated 3 months ago
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago
- Arena Allocator implementation in C☆13Jun 20, 2025Updated 9 months ago
- Some materials and sample source for RV32 OS projects.☆22May 31, 2022Updated 3 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- Python script for generating Xilinx .coe files for RAM initializing☆18Jan 3, 2019Updated 7 years ago
- 3-stage RV32IMACZb* processor with debug☆1,015Mar 14, 2026Updated last week
- ☆15Dec 6, 2024Updated last year
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 5 years ago
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 6 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- A flexible SoC emulator for ARM Cortex-M3☆14Apr 13, 2022Updated 3 years ago
- Chip support package for Cypress EZ-USB FX2 series microcontrollers☆86Jan 8, 2026Updated 2 months ago
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 13 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆31Oct 28, 2018Updated 7 years ago
- verilog/FPGA hardware description for very simple GPU☆16Apr 9, 2019Updated 6 years ago
- ☆19Aug 27, 2022Updated 3 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last month
- An oscilloscope written for the Mojo V3, a Spartan-6 based FPGA☆11May 23, 2017Updated 8 years ago
- An experimental CPU core with 8-bit instruction words and 32-bit registers☆19Jun 1, 2025Updated 9 months ago
- ☆13Nov 14, 2022Updated 3 years ago
- switchable 68K CPU-Core☆58Mar 24, 2025Updated 11 months ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Mar 21, 2020Updated 6 years ago
- Git command daqo, read will not worry about use git命令大全，看完不愁不会用☆12Jun 22, 2019Updated 6 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆268Mar 15, 2019Updated 7 years ago
- ☆21May 8, 2025Updated 10 months ago
- Configurable RISC-V Processor☆20Feb 18, 2026Updated last month
- Public resources available for Xilinx MPSOC+ and SDSOC hardware☆18May 26, 2017Updated 8 years ago
- servo motor control with FPGA☆10Nov 14, 2015Updated 10 years ago
- Submission template for TT02☆25Feb 2, 2023Updated 3 years ago
- Small microcoded 68000 verilog softcore☆59Oct 30, 2018Updated 7 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆19Apr 27, 2024Updated last year
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆286Nov 25, 2019Updated 6 years ago