Reusable Verilog 2005 components for FPGA designs
☆55Dec 14, 2025Updated 10 months ago
Alternatives and similar repositories for libfpga
Users that are interested in libfpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Real Digital Vivado IP Library☆10Nov 13, 2022Updated 3 years ago
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 6 months ago
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- Project template for wafer.space MPW runs using the gf180mcu PDK☆60Oct 20, 2026Updated 2 weeks ago
- bl_mcu_sdk is MCU software development kit provided by Bouffalo Lab Team for BL602/BL604, BL702/BL704/BL706 and other series of RISC-V b…☆10Sep 7, 2026Updated last month
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 14 years ago
- A Risc-V SoC for Tiny Tapeout☆61Oct 27, 2026Updated last week
- ☆11Sep 22, 2020Updated 6 years ago
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆74Sep 17, 2026Updated last month
- 3-stage RV32IMACZb* processor with debug☆1,130Aug 29, 2026Updated 2 months ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆42Jul 1, 2023Updated 3 years ago
- ☆13Apr 9, 2018Updated 8 years ago
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆15Mar 5, 2018Updated 8 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- Games console SoC for GF180MCU process☆18Jul 14, 2026Updated 3 months ago
- ☆22May 8, 2025Updated last year
- DMA core compatible with AHB3-Lite☆13Mar 30, 2019Updated 7 years ago
- MiniMig for TurboChameleon64☆19Nov 16, 2019Updated 6 years ago
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago
- Arena Allocator implementation in C☆13Jun 20, 2025Updated last year
- ☆20Jun 18, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- DPI module for Ethernet-based interaction with Verilator simulations☆11Nov 1, 2012Updated 14 years ago
- PSOC SoC code with peripherals and synthesis scripts for FPGA/ASIC☆12Oct 8, 2025Updated last year
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 5 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆23Oct 2, 2026Updated last month
- Wishbone controlled I2C controllers☆63Aug 10, 2026Updated 2 months ago
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 10 months ago
- Some materials and sample source for RV32 OS projects.☆22May 31, 2022Updated 4 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆181Mar 22, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An Open Source Link Protocol and Controller☆30Aug 1, 2021Updated 5 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆13Jul 18, 2017Updated 9 years ago
- C++ TCP/IP and SSH stack with bounded run time and no dynamic memory allocations☆42Jul 18, 2025Updated last year
- WISHBONE Builder☆15Sep 10, 2016Updated 10 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- axi video dma ip in verilog☆11Aug 22, 2020Updated 6 years ago
- Audio controller (I2S, SPDIF, DAC)☆101Sep 1, 2019Updated 7 years ago