Wren6991 / libfpgaLinks
Reusable Verilog 2005 components for FPGA designs
☆49Updated last month
Alternatives and similar repositories for libfpga
Users that are interested in libfpga are comparing it to the libraries listed below
Sorting:
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆34Updated 2 years ago
- A Risc-V SoC for Tiny Tapeout☆44Updated last month
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆75Updated this week
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆46Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Updated last week
- Wishbone interconnect utilities☆44Updated last month
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆67Updated 2 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆39Updated 2 weeks ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 6 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆31Updated 5 years ago
- simple hyperram controller☆12Updated 6 years ago
- Portable HyperRAM controller☆62Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Updated last month
- Miscellaneous ULX3S examples (advanced)☆82Updated 6 months ago
- Nitro USB FPGA core☆86Updated last year
- USB virtual model in C++ for Verilog☆32Updated last year
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆22Updated 4 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated last month
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 4 months ago
- Featherweight RISC-V implementation☆53Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 months ago