Wren6991 / libfpgaLinks
Reusable Verilog 2005 components for FPGA designs
☆45Updated 5 months ago
Alternatives and similar repositories for libfpga
Users that are interested in libfpga are comparing it to the libraries listed below
Sorting:
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆98Updated last week
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 6 years ago
- A Risc-V SoC for Tiny Tapeout☆30Updated last week
- 5-stage RISC-V CPU, originally developed for RISCBoy☆31Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆19Updated 3 weeks ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- Another tiny RISC-V implementation☆56Updated 4 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆56Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 4 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆63Updated this week
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated last month
- USB virtual model in C++ for Verilog☆31Updated 9 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆98Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆52Updated 2 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- ☆70Updated 11 months ago
- A collection of SPI related cores☆17Updated 8 months ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆30Updated 6 years ago
- Portable HyperRAM controller☆56Updated 7 months ago
- Spen's Official OpenOCD Mirror☆50Updated 4 months ago
- Nitro USB FPGA core☆87Updated last year