Wren6991 / libfpgaLinks
Reusable Verilog 2005 components for FPGA designs
☆45Updated 4 months ago
Alternatives and similar repositories for libfpga
Users that are interested in libfpga are comparing it to the libraries listed below
Sorting:
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆28Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆89Updated 6 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- Another tiny RISC-V implementation☆56Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆28Updated 5 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆85Updated 2 weeks ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆98Updated last year
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆18Updated this week
- FPGA based microcomputer sandbox for software and RTL experimentation☆62Updated this week
- Tools for FPGA development.☆47Updated this week
- Featherweight RISC-V implementation☆52Updated 3 years ago
- A collection of SPI related cores☆17Updated 8 months ago
- Wishbone controlled I2C controllers☆50Updated 8 months ago
- Fusesoc compatible rtl cores☆15Updated 2 years ago
- Portable HyperRAM controller☆56Updated 7 months ago
- USB virtual model in C++ for Verilog☆31Updated 8 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆30Updated 6 months ago
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- HDMI core in Chisel HDL☆51Updated last year