Reusable Verilog 2005 components for FPGA designs
☆49Dec 14, 2025Updated 2 months ago
Alternatives and similar repositories for libfpga
Users that are interested in libfpga are comparing it to the libraries listed below
Sorting:
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆15Mar 5, 2018Updated 7 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Jul 1, 2023Updated 2 years ago
- Some materials and sample source for RV32 OS projects.☆22May 31, 2022Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆70Dec 17, 2025Updated 2 months ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆30Oct 28, 2018Updated 7 years ago
- Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink☆293Dec 14, 2025Updated 2 months ago
- Chip support package for Cypress EZ-USB FX2 series microcontrollers☆86Jan 8, 2026Updated last month
- ☆15Dec 6, 2024Updated last year
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago
- ☆13Nov 14, 2022Updated 3 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 4 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- IBM MCGA reverse engineered chips☆20Jun 1, 2025Updated 9 months ago
- Arena Allocator implementation in C☆13Jun 20, 2025Updated 8 months ago
- MiniMig for TurboChameleon64☆19Nov 16, 2019Updated 6 years ago
- UART in Verilog and VHDL☆17Aug 21, 2022Updated 3 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Oct 27, 2012Updated 13 years ago
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 6 years ago
- Small microcoded 68000 verilog softcore☆59Oct 30, 2018Updated 7 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Mar 21, 2020Updated 5 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 4 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆156Mar 22, 2025Updated 11 months ago
- ☆15Jan 8, 2023Updated 3 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆266Mar 15, 2019Updated 6 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆19Apr 27, 2024Updated last year
- Python script for generating Xilinx .coe files for RAM initializing☆18Jan 3, 2019Updated 7 years ago
- ☆19Aug 27, 2022Updated 3 years ago
- Programmable persistent computers for Minecraft.☆15Feb 25, 2022Updated 4 years ago
- 3-stage RV32IMACZb* processor with debug☆1,010Dec 14, 2025Updated 2 months ago
- ☆72Aug 19, 2024Updated last year
- verilog/FPGA hardware description for very simple GPU☆16Apr 9, 2019Updated 6 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Jan 25, 2022Updated 4 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆247Jan 28, 2026Updated last month
- ☆22Jul 29, 2025Updated 7 months ago
- Graphical frontend for OpenOCD - the Opensource On-Chip-Debugger for debugging and programming various Controllers & Processors - using t…☆21Mar 17, 2014Updated 11 years ago
- Yet Another Debug Transport☆25Dec 3, 2025Updated 3 months ago
- An experimental CPU core with 8-bit instruction words and 32-bit registers☆18Jun 1, 2025Updated 9 months ago