Reusable Verilog 2005 components for FPGA designs
☆53Dec 14, 2025Updated 8 months ago
Alternatives and similar repositories for libfpga
Users that are interested in libfpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 5-stage RISC-V CPU, originally developed for RISCBoy☆39Jul 1, 2023Updated 3 years ago
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 4 months ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆74Aug 4, 2026Updated 3 weeks ago
- MiniMig for TurboChameleon64☆19Nov 16, 2019Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆15Mar 5, 2018Updated 8 years ago
- Arena Allocator implementation in C☆13Jun 20, 2025Updated last year
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 5 years ago
- Some materials and sample source for RV32 OS projects.☆22May 31, 2022Updated 4 years ago
- Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink☆505Dec 14, 2025Updated 8 months ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- Medium Access Control layer of 802.15.4☆15Nov 14, 2014Updated 11 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- 3-stage RV32IMACZb* processor with debug☆1,100Updated this week
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 6 years ago
- ☆14Mar 27, 2026Updated 5 months ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- Project template for wafer.space MPW runs using the gf180mcu PDK☆43Aug 12, 2026Updated 3 weeks ago
- 301 Moved Permanently☆89Mar 26, 2026Updated 5 months ago
- A flexible SoC emulator for ARM Cortex-M3☆15Apr 13, 2022Updated 4 years ago
- Documentation and SDK for the TMS34010☆17Dec 30, 2022Updated 3 years ago
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆176Mar 22, 2025Updated last year
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 13 years ago
- ☆19Aug 27, 2022Updated 4 years ago
- verilog/FPGA hardware description for very simple GPU☆17Apr 9, 2019Updated 7 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆31Oct 28, 2018Updated 7 years ago
- An experimental CPU core with 8-bit instruction words and 32-bit registers☆20Jul 6, 2026Updated last month
- An oscilloscope written for the Mojo V3, a Spartan-6 based FPGA☆11May 23, 2017Updated 9 years ago
- Project related to Cypress FX3 USB 3.0 Controller published on☆17Dec 2, 2019Updated 6 years ago
- A collection of SPI related cores☆22Nov 12, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- FPGA display controller with support for VGA, DVI, and HDMI.☆263Jan 28, 2026Updated 7 months ago
- ☆14Nov 14, 2022Updated 3 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆35Mar 21, 2020Updated 6 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆21Apr 27, 2024Updated 2 years ago
- switchable 68K CPU-Core☆66Mar 24, 2025Updated last year
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Sep 24, 2024Updated last year
- A Verilog implementation of DisplayPort protocol for FPGAs☆274Mar 15, 2019Updated 7 years ago