Wren6991 / Hazard2Links
Smol 2-stage RISC-V processor in nMigen
☆26Updated 4 years ago
Alternatives and similar repositories for Hazard2
Users that are interested in Hazard2 are comparing it to the libraries listed below
Sorting:
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 6 years ago
- Simplified environment for litex☆14Updated 5 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆27Updated 2 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 10 months ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆32Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 3 months ago
- ☆44Updated 7 months ago
- Another size-optimized RISC-V CPU for your consideration.☆57Updated 3 weeks ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆27Updated last week
- Yet Another Debug Transport☆22Updated 3 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆19Updated last year
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Updated 5 years ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆33Updated 10 months ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- ice40 UltraPlus demos☆16Updated 6 years ago
- Use ECP5 JTAG port to interact with user design☆31Updated 4 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 4 months ago
- PLEASE MOVE TO PAWSv2☆16Updated 3 years ago
- Low-cost ECP5 FPGA development board☆80Updated 5 years ago