Smol 2-stage RISC-V processor in nMigen
☆26May 6, 2021Updated 5 years ago
Alternatives and similar repositories for Hazard2
Users that are interested in Hazard2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 5-stage RISC-V CPU, originally developed for RISCBoy☆39Jul 1, 2023Updated 3 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- Kakao Linux☆39May 30, 2025Updated last year
- [Moved to Codeberg] Another size-optimized RISC-V CPU for your consideration.☆61May 10, 2026Updated 2 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆104Feb 17, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A cheap iCE40 development board, designed on and for Raspberry Pi☆31Jul 7, 2019Updated 7 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆34Jul 15, 2021Updated 5 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆29Updated this week
- A configurable USB 2.0 device core☆31Jun 12, 2020Updated 6 years ago
- Proof of Concept to learn Amaranth as an entry effort for Supercon's RTL design competition☆10Nov 11, 2022Updated 3 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆21Mar 10, 2024Updated 2 years ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 5 years ago
- Getting started running RISC-V Linux☆18Apr 15, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"☆26Apr 23, 2024Updated 2 years ago
- ☆45Mar 12, 2025Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Rescuing the SOUL great logic meta programming language☆12Oct 7, 2018Updated 7 years ago
- ☆14Nov 14, 2022Updated 3 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Jul 5, 2020Updated 6 years ago
- Kicad Library to pretify your schematic with pride flags.☆16Nov 13, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- correlate an SPI capture of an AMD boot procedure to the PSP firmware components☆15Jan 13, 2026Updated 6 months ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 5 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 6 years ago
- chipy hdl☆17Apr 5, 2018Updated 8 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Yet Another Debug Transport☆30Jul 4, 2026Updated 2 weeks ago
- RISC-V Processor written in Amaranth HDL☆40Jan 21, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- Sled System Emulator☆28Jun 18, 2026Updated last month
- ☆17Apr 7, 2022Updated 4 years ago
- CH32V003 is an ultra-cheap RISC-V MCU with 2KB SRAM, 16KB flash, and up to 18 GPIOs☆16Jan 21, 2023Updated 3 years ago
- Notes and utilities for reverse engineering Agilent PCIe Protocol Analyzers and their host software.☆14Jul 2, 2026Updated 3 weeks ago
- A dual-socket USB host PMOD module.☆19Mar 20, 2025Updated last year
- Stuff to put a FPGA in a Macintosh IIsi☆16Mar 29, 2026Updated 3 months ago