Wren6991 / Hazard2
Smol 2-stage RISC-V processor in nMigen
☆26Updated 3 years ago
Alternatives and similar repositories for Hazard2:
Users that are interested in Hazard2 are comparing it to the libraries listed below
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Yet Another Debug Transport☆20Updated 3 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 5 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- I want to learn [n]Migen.☆40Updated 5 years ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- ☆44Updated last month
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- Experiments with Yosys cxxrtl backend☆48Updated 3 months ago
- There are many RISC V projects on iCE40. This one is mine.☆15Updated 4 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆31Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆40Updated 11 months ago
- Reusable Verilog 2005 components for FPGA designs☆41Updated last month
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆42Updated 2 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated last year
- Open source hardware down to the chip level!☆30Updated 3 years ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆29Updated 2 weeks ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- 8 bit CPU optimized for the constraints of tinytapeout☆11Updated 2 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- ice40 UltraPlus demos☆16Updated 5 years ago