Wren6991 / Hazard2
Smol 2-stage RISC-V processor in nMigen
☆26Updated 3 years ago
Alternatives and similar repositories for Hazard2:
Users that are interested in Hazard2 are comparing it to the libraries listed below
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- VS Code based debugger for hardware designs in Amaranth or Verilog☆36Updated 3 months ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 5 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated last year
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆18Updated this week
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆29Updated 7 months ago
- CRUVI Standard Specifications☆18Updated 10 months ago
- Rust proof-of-concept for GPU waveform rendering☆13Updated 4 years ago
- ☆44Updated 2 weeks ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- I want to learn [n]Migen.☆40Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Small footprint and configurable HyperBus core☆11Updated 2 years ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- DVI video out example for prjtrellis☆16Updated 6 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Some materials and sample source for RV32 OS projects.☆22Updated 2 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆40Updated 10 months ago
- Utilities for working with a Wishbone bus in an embedded device☆41Updated last year
- Tiny tips for Colorlight i5 FPGA board☆56Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Another size-optimized RISC-V CPU for your consideration.☆59Updated 3 weeks ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last month
- My pergola FPGA projects☆30Updated 3 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Miscellaneous ULX3S examples (advanced)☆77Updated 3 weeks ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆27Updated 3 months ago
- simple wishbone client to read buttons and write leds☆17Updated last year