Wren6991 / Hazard2
Smol 2-stage RISC-V processor in nMigen
☆25Updated 3 years ago
Alternatives and similar repositories for Hazard2:
Users that are interested in Hazard2 are comparing it to the libraries listed below
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- My pergola FPGA projects☆30Updated 3 years ago
- DVI video out example for prjtrellis☆16Updated 5 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- ☆43Updated 9 months ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- PLEASE MOVE TO PAWSv2☆17Updated 2 years ago
- I want to learn [n]Migen.☆40Updated 4 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆23Updated last month
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 5 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆35Updated last month
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- CRUVI Standard Specifications☆17Updated 8 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆20Updated 11 months ago
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 2 years ago
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- Some materials and sample source for RV32 OS projects.☆21Updated 2 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated last year
- There are many RISC V projects on iCE40. This one is mine.☆14Updated 4 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Yet Another Debug Transport☆20Updated 2 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆38Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆40Updated 8 months ago