Smol 2-stage RISC-V processor in nMigen
☆27May 6, 2021Updated 5 years ago
Alternatives and similar repositories for Hazard2
Users that are interested in Hazard2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 5-stage RISC-V CPU, originally developed for RISCBoy☆39Jul 1, 2023Updated 3 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- Kakao Linux☆39Aug 6, 2026Updated 3 weeks ago
- [Moved to Codeberg] Another size-optimized RISC-V CPU for your consideration.☆61May 10, 2026Updated 3 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆105Feb 17, 2023Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A cheap iCE40 development board, designed on and for Raspberry Pi☆31Jul 7, 2019Updated 7 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆34Jul 15, 2021Updated 5 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆29Aug 21, 2026Updated last week
- A configurable USB 2.0 device core☆31Jun 12, 2020Updated 6 years ago
- CRUVI Standard Specifications☆21May 6, 2024Updated 2 years ago
- System on Chip toolkit for Amaranth HDL☆103May 23, 2026Updated 3 months ago
- Proof of Concept to learn Amaranth as an entry effort for Supercon's RTL design competition☆10Nov 11, 2022Updated 3 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆21Mar 10, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An FPGA in your USB Port☆11Jul 1, 2021Updated 5 years ago
- Getting started running RISC-V Linux☆18Apr 15, 2021Updated 5 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"☆27Apr 23, 2024Updated 2 years ago
- ☆45Mar 12, 2025Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Rescuing the SOUL great logic meta programming language☆12Oct 7, 2018Updated 7 years ago
- ☆14Nov 14, 2022Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Jul 5, 2020Updated 6 years ago
- Kicad Library to pretify your schematic with pride flags.☆16Nov 13, 2022Updated 3 years ago
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- correlate an SPI capture of an AMD boot procedure to the PSP firmware components☆16Jan 13, 2026Updated 7 months ago
- Low-cost ECP5 FPGA development board☆81Sep 1, 2020Updated 6 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 5 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 6 years ago
- chipy hdl☆17Apr 5, 2018Updated 8 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Yet Another Debug Transport☆30Jul 4, 2026Updated last month
- Yosys plugin for synthesis of Bluespec code☆17Sep 8, 2021Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆40Jan 21, 2022Updated 4 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- Sled System Emulator☆28Jun 18, 2026Updated 2 months ago
- ☆17Apr 7, 2022Updated 4 years ago