Wren6991 / Hazard2Links
Smol 2-stage RISC-V processor in nMigen
☆26Updated 4 years ago
Alternatives and similar repositories for Hazard2
Users that are interested in Hazard2 are comparing it to the libraries listed below
Sorting:
- My pergola FPGA projects☆30Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 11 months ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 6 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 4 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- ☆44Updated 8 months ago
- Some materials and sample source for RV32 OS projects.☆21Updated 3 years ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆32Updated 4 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆32Updated last year
- PLEASE MOVE TO PAWSv2☆16Updated 3 years ago
- Simplified environment for litex☆14Updated 5 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- Test of a RP2040 PMOD attached to a LiteX SoC.☆27Updated 2 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- Open source hardware down to the chip level!☆30Updated 4 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- USB Full-Speed core written in migen/LiteX☆12Updated 6 years ago
- Reusable Verilog 2005 components for FPGA designs☆48Updated 8 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆31Updated 4 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Updated 2 years ago
- IceCore Ice40 HX based modular core☆45Updated 4 years ago