Wren6991 / Hazard2Links
Smol 2-stage RISC-V processor in nMigen
☆26Updated 4 years ago
Alternatives and similar repositories for Hazard2
Users that are interested in Hazard2 are comparing it to the libraries listed below
Sorting:
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated last month
- Bit streams forthe Ulx3s ECP5 device☆18Updated 2 years ago
- DDR3 controller for nMigen (WIP)☆14Updated 2 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 6 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 6 years ago
- ☆44Updated 11 months ago
- My pergola FPGA projects☆30Updated 4 years ago
- Another size-optimized RISC-V CPU for your consideration.☆59Updated last week
- DVI video out example for prjtrellis☆17Updated 7 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated last year
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆43Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 6 years ago
- Tiny tips for Colorlight i5 FPGA board☆65Updated 4 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆33Updated 4 years ago
- PLEASE MOVE TO PAWSv2☆16Updated 4 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆36Updated 2 months ago
- Low-cost ECP5 FPGA development board☆80Updated 5 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 8 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 4 years ago
- Yet Another Debug Transport☆23Updated 2 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆82Updated this week
- Rust proof-of-concept for GPU waveform rendering☆13Updated 5 years ago
- FPGA Odysseus with ULX3S☆69Updated 2 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Updated last year
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28Updated 2 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Updated last year
- I want to learn [n]Migen.☆44Updated 6 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year