Wren6991 / Hazard2Links
Smol 2-stage RISC-V processor in nMigen
☆26Updated 4 years ago
Alternatives and similar repositories for Hazard2
Users that are interested in Hazard2 are comparing it to the libraries listed below
Sorting:
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- Bit streams forthe Ulx3s ECP5 device☆18Updated 2 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28Updated 2 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 6 years ago
- PLEASE MOVE TO PAWSv2☆16Updated 3 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆33Updated 4 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated last year
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆35Updated 3 weeks ago
- ☆44Updated 9 months ago
- DVI video out example for prjtrellis☆17Updated 6 years ago
- FPGA Odysseus with ULX3S☆69Updated 2 years ago
- nMigen examples for the ULX3S board☆16Updated 5 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- Yet Another Debug Transport☆22Updated 3 weeks ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 6 months ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 7 months ago
- USB DFU bootloader gateware / firmware for FPGAs☆69Updated last year
- Simplified environment for litex☆14Updated 5 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Updated last year
- Low-cost ECP5 FPGA development board☆80Updated 5 years ago
- I want to learn [n]Migen.☆44Updated 5 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 5 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- ice40 UltraPlus demos☆16Updated 6 years ago
- Open source hardware down to the chip level!☆30Updated 4 years ago
- Tiny tips for Colorlight i5 FPGA board☆62Updated 4 years ago
- Misc iCE40 specific cores☆14Updated 2 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Updated last year