0xADE1A1DE / Rosita
☆15Updated 2 years ago
Alternatives and similar repositories for Rosita:
Users that are interested in Rosita are comparing it to the libraries listed below
- ☆46Updated 9 months ago
- Side-channel analysis setup for OpenTitan☆29Updated last week
- ☆21Updated 5 years ago
- ☆12Updated 3 years ago
- SIde-Channel Analysis toolKit: embedded security evaluation tools☆28Updated 3 years ago
- An interactive notebook for understanding the relation between mutual information, perceived and hypothetical information☆11Updated 4 years ago
- This repo demonstrates the Return-to-Non-Secure (ret2ns) vulnerability on ARM Cortex-M TrustZone. It contains the attack and defense demo…☆31Updated 10 months ago
- Side-Channel Analysis Library☆78Updated 3 weeks ago
- QARMA block cipher in C☆26Updated 2 years ago
- ☆20Updated last year
- Framework for building transparent memory encryption and authentication solutions☆26Updated 6 years ago
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆35Updated 7 months ago
- Secure AES128 Encryption Implementation for ATmega8515☆34Updated 4 years ago
- Ledger Donjon CTF 2020☆17Updated 3 years ago
- Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)☆14Updated last year
- Side-channel traces visualizer☆14Updated 2 months ago
- ☆15Updated 4 years ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆14Updated 4 years ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago
- ☆22Updated last year
- A repository of tools for verifying constant-timeness☆14Updated last week
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software☆36Updated this week
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆18Updated 5 years ago
- Tool to Analyze Speculative Execution Attacks and Mitigations☆54Updated 3 years ago
- Verilog Hardware Design of Ascon☆20Updated this week
- Proof-of-concept C implementation of AES with masking technique to prevent side-channel analysis attacks☆35Updated 4 years ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 2 years ago
- ARCHIE is a QEMU-based architecture-independent fault evaluation tool, that is able to simulate transient and permanent instruction and d…☆22Updated 9 months ago
- SCALE: Side-Channel Attack Lab. Exercises☆42Updated last year
- ☆19Updated 5 years ago