0xADE1A1DE / Rosita

Related projects ⓘ

Alternatives and complementary repositories for Rosita

• sca-research / ELMO
  ☆45Updated 5 months ago
• Secure-Embedded-Systems / Masked-AES-Implementation
  ☆21Updated 4 years ago
• FPSG-UIUC / Pandora
  Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data
  ☆20Updated 2 years ago
• cispa / hammulator
  Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)
  ☆11Updated last year
• amdprefetch / amd-prefetch-attacks
  ☆23Updated 8 months ago
• lowRISC / ot-sca
  Side-channel analysis setup for OpenTitan
  ☆28Updated last month
• microwalk-project / Microwalk
  A microarchitectural leakage detection framework using dynamic instrumentation.
  ☆68Updated 5 months ago
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆20Updated 4 years ago
• sca-research / GILES
  ☆12Updated 3 years ago
• cispa / Microarchitectural-Hash-Function-Recovery
  Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)
  ☆26Updated last year
• cgvwzq / cachequery
  HW interface for memory caches
  ☆26Updated 4 years ago
• KULeuven-COSIC / ShowTime
  Artifacts for our ShowTime paper (AsiaCCS '23), including distinguishing cache hits and misses with the human eye.
  ☆11Updated last year
• cispa / indirect-meltdown
  Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…
  ☆20Updated last year
• flowyroll / uarchsec
  ☆44Updated 5 years ago
• scy-phy / FetchBench
  ☆14Updated 11 months ago
• codexlynx / hardware-attacks-state-of-the-art
  Microarchitectural exploitation and other hardware attacks.
  ☆81Updated 7 months ago
• CMU-SAFARI / RowPress
  Source code & scripts for experimental characterization and real-system demonstration of RowPress, a widespread read disturbance phenomen…
  ☆30Updated 9 months ago
• zzrcxb / LLCFeasible
  Open source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)
  ☆17Updated last week
• CactiLab / BYOTee-Build-Your-Own-TEEs
  ☆18Updated 11 months ago
• Ko- / riscvcrypto
  Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture
  ☆31Updated 4 years ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆53Updated 3 months ago
• Ledger-Donjon / visplot
  Side-channel traces visualizer
  ☆13Updated 7 months ago
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆60Updated 2 years ago
• sam1013 / timberv-riscv-tools
  RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)
  ☆21Updated 5 years ago
• cwfletcher / oisa
  Data oblivious ISA prototyped on the RISC-V BOOM processor.
  ☆20Updated 2 years ago
• ibm-research / speculator
  Tool to Analyze Speculative Execution Attacks and Mitigations
  ☆53Updated 2 years ago
• cispa / osiris
  Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)
  ☆54Updated 2 years ago
• CENSUS / masked-aes-c
  Proof-of-concept C implementation of AES with masking technique to prevent side-channel analysis attacks
  ☆28Updated 4 years ago
• vusec / tlbdr
  ☆17Updated 2 years ago
• owenlly / Indirector_Artifact
  Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]
  ☆54Updated 3 months ago