0xADE1A1DE / Rosita
☆15Updated 2 years ago
Alternatives and similar repositories for Rosita:
Users that are interested in Rosita are comparing it to the libraries listed below
- ☆46Updated 8 months ago
- ☆21Updated 4 years ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago
- Side-channel analysis setup for OpenTitan☆29Updated this week
- An interactive notebook for understanding the relation between mutual information, perceived and hypothetical information☆11Updated 4 years ago
- ARCHIE is a QEMU-based architecture-independent fault evaluation tool, that is able to simulate transient and permanent instruction and d…☆21Updated 8 months ago
- ☆12Updated 3 years ago
- Artifacts for our ShowTime paper (AsiaCCS '23), including distinguishing cache hits and misses with the human eye.☆11Updated last year
- ☆20Updated last year
- Ledger Donjon CTF 2020☆17Updated 3 years ago
- ☆23Updated 10 months ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆14Updated 4 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆55Updated 5 months ago
- Side-Channel Analysis Library☆77Updated last week
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 2 years ago
- Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…☆20Updated last year
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆48Updated 5 years ago
- Secure AES128 Encryption Implementation for ATmega8515☆34Updated 3 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆20Updated 4 years ago
- SIde-Channel Analysis toolKit: embedded security evaluation tools☆28Updated 3 years ago
- Open source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆19Updated 2 months ago
- Microarchitectural exploitation and other hardware attacks.☆85Updated 9 months ago
- ☆15Updated last year
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆55Updated 2 years ago
- HW interface for memory caches☆26Updated 4 years ago
- Tool to Analyze Speculative Execution Attacks and Mitigations☆54Updated 3 years ago
- Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)☆13Updated last year
- Pre-Silicon Hardware Fuzzing Toolkit☆54Updated this week
- ☆13Updated 2 years ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆27Updated last year