SpiceSharp / SpiceSharpParserLinks
SPICE netlists parser for .NET
☆30Updated 6 months ago
Alternatives and similar repositories for SpiceSharpParser
Users that are interested in SpiceSharpParser are comparing it to the libraries listed below
Sorting:
- Spice# is a cross-platform electronic circuit simulator based on Berkeley Spice - the mother of commercial industry-standard circuit simu…☆271Updated 7 months ago
- Parametric NEM/MEM relay design with layout generation (KLayout: GDSII), FEM (Ansys/COMSOL), SPICE models, Liberty models, & more☆20Updated last year
- A browser-based SPICE circuit simulator☆126Updated last week
- Parsing and generating popular formats of circuit netlist☆36Updated 2 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆119Updated 2 years ago
- This library is a low level parser for the OpenAccess file format.☆15Updated 8 years ago
- ☆22Updated 4 years ago
- Intel's Analog Detailed Router☆39Updated 5 years ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- A stochastic circuit optimizer for Cadence Virtuoso, using the NSGA-II genetic algorithm.☆12Updated 3 years ago
- A Standalone Structural Verilog Parser☆92Updated 3 years ago
- KLayout technology files for FreePDK45☆22Updated 4 years ago
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆55Updated 4 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆55Updated this week
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆45Updated 3 weeks ago
- Open source process design kit for 28nm open process☆59Updated last year
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆120Updated last month
- Qrouter detail router for digital ASIC designs☆57Updated 3 months ago
- ☆44Updated last year
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆167Updated this week
- my cadence/virtuoso/icfb skill functions develloped over the years☆133Updated 3 months ago
- C++ library and command-line utility for reading GDSII geometry files☆47Updated 4 years ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆30Updated 10 months ago
- Parser and Viewer for Cadence® Library Exchange Format (LEF) and Design Exchange Format (DEF) integrated circuit (IC) description languag…☆17Updated 2 years ago
- Converts GDSII files to STL files.☆46Updated 5 years ago
- GDSII file format links☆13Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆56Updated 4 years ago
- BAG framework☆41Updated 11 months ago
- An analytical VLSI placer☆28Updated 3 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆43Updated this week