Derived from https://sourceforge.net/projects/v2kparse
☆45Sep 10, 2015Updated 10 years ago
Alternatives and similar repositories for parser
Users that are interested in parser are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆43May 26, 2018Updated 8 years ago
- Verilog Plugin for Intellij IDEA☆10Oct 22, 2020Updated 5 years ago
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- Extended and external tests for Verilator testing☆18May 12, 2026Updated 3 weeks ago
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A collection of benchmarks and tests for the Patmos processor and compiler☆18Dec 2, 2024Updated last year
- Read-only release history for Verilog-Perl☆14Jan 8, 2015Updated 11 years ago
- Python-based IP-XACT parser and utilities☆144Jun 13, 2024Updated last year
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆81Mar 28, 2026Updated 2 months ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆65Jan 28, 2026Updated 4 months ago
- A python script that converts between schematic file formats☆21Dec 15, 2011Updated 14 years ago
- Ocamlgraph overlay for llvm☆20Apr 4, 2015Updated 11 years ago
- Vim Omnicompletion Template using Python☆13Mar 28, 2013Updated 13 years ago
- ☆31Oct 2, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Verilog parser for Haskell.☆37Jul 6, 2021Updated 4 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆328Jun 30, 2025Updated 11 months ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆84May 14, 2024Updated 2 years ago
- ESP32 mini Wemos style form factor☆11Apr 16, 2023Updated 3 years ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463May 31, 2026Updated last week
- Streaming based VHDL parser.☆86Jul 15, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆16Apr 30, 2021Updated 5 years ago
- Kansas Lava implementation of MOS 6502 microprocessor☆17Sep 19, 2018Updated 7 years ago
- An algorithm for generating random doubles.☆13Feb 21, 2017Updated 9 years ago
- ☆60May 22, 2026Updated 2 weeks ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆60Jan 2, 2020Updated 6 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆258May 31, 2026Updated last week
- Aurinko - a document database engine implementation in Clojure☆59Oct 29, 2012Updated 13 years ago
- SystemVerilog compiler and language services☆1,068Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Tcl-Library for scripted HDL generation☆18Apr 30, 2024Updated 2 years ago
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆74Jan 14, 2021Updated 5 years ago
- Running Rust on the (Linux) Litex VexRiscv FPGA SOC☆16Jun 3, 2025Updated last year
- The MiBench testsuite, extended for use in general embedded environments☆14Oct 20, 2018Updated 7 years ago
- A wrapper around F# interactive (fsi) that exposes an MCP server endpoint for AI agents allowing for fsi IO.☆39Dec 23, 2025Updated 5 months ago
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆20Nov 18, 2019Updated 6 years ago
- D3.js and ELK based schematic visualizer☆119May 13, 2026Updated 3 weeks ago