Derived from https://sourceforge.net/projects/v2kparse
☆46Sep 10, 2015Updated 10 years ago
Alternatives and similar repositories for parser
Users that are interested in parser are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆43May 26, 2018Updated 8 years ago
- SystemVerilog stuff and stuff.☆12Jun 2, 2016Updated 10 years ago
- On going experiments with Clash☆22Oct 17, 2015Updated 10 years ago
- Extended and external tests for Verilator testing☆19Jul 6, 2026Updated 2 weeks ago
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A collection of benchmarks and tests for the Patmos processor and compiler☆19Dec 2, 2024Updated last year
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆83Mar 28, 2026Updated 3 months ago
- Python-based IP-XACT parser and utilities☆144Jun 13, 2024Updated 2 years ago
- A python script that converts between schematic file formats☆21Dec 15, 2011Updated 14 years ago
- IPXACT Register Map Generator☆11May 9, 2021Updated 5 years ago
- Tools based upon slang for language server purpose☆24Jul 2, 2026Updated 2 weeks ago
- Qt In-App Purchasing API☆18May 18, 2026Updated 2 months ago
- Yet Another Lovely Lib for AVR☆12Apr 3, 2015Updated 11 years ago
- ☆30Oct 2, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆330Jun 30, 2025Updated last year
- ESP32 mini Wemos style form factor☆11Apr 16, 2023Updated 3 years ago
- An algorithm for generating random doubles.☆13Feb 21, 2017Updated 9 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- GNU DDD is a graphical front-end for command-line debuggers such as GDB, DBX, WDB, Ladebug, JDB, XDB, the Perl debugger, the bash debugge…☆11Jun 15, 2026Updated last month
- Streaming based VHDL parser.☆86Jul 15, 2024Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆466Updated this week
- ☆16Apr 30, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- Eclipse Layout Kernel - Test models☆21Aug 16, 2024Updated last year
- ☆10Nov 23, 2015Updated 10 years ago
- Pummeluff is a Mopidy extension which allows you to control Mopidy via RFID cards☆16May 23, 2023Updated 3 years ago
- ITL☆15Feb 19, 2019Updated 7 years ago
- A toy lisp interpreter in F# inspired by Norvig's lispy☆13May 31, 2020Updated 6 years ago
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆21Nov 18, 2019Updated 6 years ago
- LDPC decoders for ARM processor☆13Jul 23, 2021Updated 4 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆260Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 12 years ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆259Jun 30, 2026Updated 3 weeks ago
- DMR Zone Channel Builder. See https://github.com/mycodeplug/example-codeplug to customize.☆13Jan 29, 2024Updated 2 years ago
- ☆20May 5, 2020Updated 6 years ago
- ☆11Apr 20, 2018Updated 8 years ago
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆74Jan 14, 2021Updated 5 years ago
- The MiBench testsuite, extended for use in general embedded environments☆15Oct 20, 2018Updated 7 years ago