Derived from https://sourceforge.net/projects/v2kparse
☆45Sep 10, 2015Updated 11 years ago
Alternatives and similar repositories for parser
Users that are interested in parser are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog netlist parser/database (derived from http://nldb.sourceforge.net)☆13Dec 12, 2014Updated 11 years ago
- SystemVerilog stuff and stuff.☆12Jun 2, 2016Updated 10 years ago
- ☆43May 26, 2018Updated 8 years ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Oct 7, 2026Updated 3 weeks ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 12 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- IPXACT Register Map Generator☆11May 9, 2021Updated 5 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 7 years ago
- embedPythonInVerilogExample☆10Mar 23, 2017Updated 9 years ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- ☆16Apr 17, 2022Updated 4 years ago
- A tiny library for 12/24 hour clock formatting. The main use-case is to support non-standard language/localization combinations - specifi…☆10Sep 16, 2017Updated 9 years ago
- the actual epiphany backend☆20May 18, 2013Updated 13 years ago
- Useful set of library functions for VHDL☆47Nov 24, 2013Updated 12 years ago
- ☆30Oct 2, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The Shang high-level synthesis framework☆120May 29, 2014Updated 12 years ago
- Python-based IP-XACT parser and utilities☆142Jun 13, 2024Updated 2 years ago
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- Extended and external tests for Verilator testing☆19Oct 16, 2026Updated 2 weeks ago
- Mirror of Synopsys's Liberty parser library☆24Jul 6, 2018Updated 8 years ago
- Ruby interface to IEEE 1364-2005 Verilog VPI☆15Jun 30, 2011Updated 15 years ago
- A Preprocessor for Verilog HDL written in C++☆11May 26, 2012Updated 14 years ago
- Read-only release history for Verilog-Perl☆14Jan 8, 2015Updated 11 years ago
- A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. T…☆25Aug 29, 2012Updated 14 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A low-level hierarchical netlist assembler for FPGAs☆13Jul 26, 2021Updated 5 years ago
- Advanced Encryption Standard (AES) SystemVerilog Core☆36Jan 2, 2018Updated 8 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 13 years ago
- A python script that converts between schematic file formats☆21Dec 15, 2011Updated 14 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆59Oct 18, 2026Updated last week
- ☆15May 10, 2019Updated 7 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- ☆387Apr 18, 2018Updated 8 years ago
- C++ library for dynamic graph layout☆11Jun 21, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- A simple template for simple FPGA projects (mostly Verilog HDL and Xilinx Toolchain)☆10May 2, 2014Updated 12 years ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- ☆15Jul 3, 2024Updated 2 years ago
- Tools based upon slang for language server purpose☆24Sep 10, 2026Updated last month
- File system WPF graph☆10May 28, 2013Updated 13 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago