Derived from https://sourceforge.net/projects/v2kparse
☆45Sep 10, 2015Updated 10 years ago
Alternatives and similar repositories for parser
Users that are interested in parser are comparing it to the libraries listed below
Sorting:
- ☆43May 26, 2018Updated 7 years ago
- Verilog Plugin for Intellij IDEA☆10Oct 22, 2020Updated 5 years ago
- SystemVerilog stuff and stuff.☆12Jun 2, 2016Updated 9 years ago
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 3 years ago
- Read-only release history for Verilog-Perl☆14Jan 8, 2015Updated 11 years ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆65Jan 28, 2026Updated last month
- A python script that converts between schematic file formats☆21Dec 15, 2011Updated 14 years ago
- IPXACT Register Map Generator☆11May 9, 2021Updated 4 years ago
- Ocamlgraph overlay for llvm☆20Apr 4, 2015Updated 10 years ago
- Qt In-App Purchasing API☆18Oct 31, 2025Updated 4 months ago
- ☆27Feb 15, 2025Updated last year
- A more complete PPS GPIO Device Tree Overlay for the RPi 5.☆15Jan 25, 2026Updated last month
- Tcl package that provides access to a Python interpreter☆15Sep 1, 2022Updated 3 years ago
- ☆31Oct 2, 2023Updated 2 years ago
- A Verilog parser for Haskell.☆36Jul 6, 2021Updated 4 years ago
- Tools based upon slang for language server purpose☆22Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆320Jun 30, 2025Updated 8 months ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- ESP32 mini Wemos style form factor☆11Apr 16, 2023Updated 2 years ago
- the actual epiphany backend☆20May 18, 2013Updated 12 years ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- Firmware for Xilinx Platform Cable 1 USB Jtag adapter☆10Jul 24, 2016Updated 9 years ago
- a mobile app powerd by Dzh Cloud and React Native☆11Dec 14, 2015Updated 10 years ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- Streaming based VHDL parser.☆84Jul 15, 2024Updated last year
- ☆15Apr 30, 2021Updated 4 years ago
- Eclipse Layout Kernel - Test models☆20Aug 16, 2024Updated last year
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- A wrapper around F# interactive (fsi) that exposes an MCP server endpoint for AI agents allowing for fsi IO.☆30Dec 23, 2025Updated 2 months ago
- An algorithm for generating random doubles.☆13Feb 21, 2017Updated 9 years ago
- Benchmark suite for real-time behavior, including interrupt latency and context switching times☆15Oct 20, 2021Updated 4 years ago
- Pummeluff is a Mopidy extension which allows you to control Mopidy via RFID cards☆16May 23, 2023Updated 2 years ago
- ITL☆15Feb 19, 2019Updated 7 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆60Jan 2, 2020Updated 6 years ago
- ☆11May 19, 2019Updated 6 years ago
- LDPC decoders for ARM processor☆12Jul 23, 2021Updated 4 years ago
- A toy lisp interpreter in F# inspired by Norvig's lispy☆13May 31, 2020Updated 5 years ago
- https://codeberg.org/ccxvii/djvudec☆14Aug 13, 2025Updated 7 months ago
- SystemVerilog compiler and language services☆985Updated this week