Derived from https://sourceforge.net/projects/v2kparse
☆45Sep 10, 2015Updated 10 years ago
Alternatives and similar repositories for parser
Users that are interested in parser are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆43May 26, 2018Updated 7 years ago
- Verilog Plugin for Intellij IDEA☆10Oct 22, 2020Updated 5 years ago
- SystemVerilog stuff and stuff.☆12Jun 2, 2016Updated 9 years ago
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- A collection of benchmarks and tests for the Patmos processor and compiler☆18Dec 2, 2024Updated last year
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆65Jan 28, 2026Updated 2 months ago
- A python script that converts between schematic file formats☆21Dec 15, 2011Updated 14 years ago
- IPXACT Register Map Generator☆11May 9, 2021Updated 4 years ago
- ☆27Feb 15, 2025Updated last year
- Tcl package that provides access to a Python interpreter☆16Sep 1, 2022Updated 3 years ago
- ☆31Oct 2, 2023Updated 2 years ago
- Tools based upon slang for language server purpose☆23Mar 17, 2026Updated 3 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆321Jun 30, 2025Updated 9 months ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- antiword for docx/doc files. Written in ruby. doc support requires antiword, found at http://www.winfield.demon.nl/☆26Dec 18, 2020Updated 5 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- ESP32 mini Wemos style form factor☆11Apr 16, 2023Updated 2 years ago
- the actual epiphany backend☆20May 18, 2013Updated 12 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83May 14, 2024Updated last year
- Firmware for Xilinx Platform Cable 1 USB Jtag adapter☆10Jul 24, 2016Updated 9 years ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 5 years ago
- Streaming based VHDL parser.☆85Jul 15, 2024Updated last year
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- ☆16Apr 30, 2021Updated 4 years ago
- Eclipse Layout Kernel - Test models☆20Aug 16, 2024Updated last year
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- An algorithm for generating random doubles.☆13Feb 21, 2017Updated 9 years ago
- ☆10Nov 23, 2015Updated 10 years ago
- ITL☆15Feb 19, 2019Updated 7 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆60Jan 2, 2020Updated 6 years ago
- ☆11May 19, 2019Updated 6 years ago
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 11 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Simple 2D Graphics based on standard and portable OpenGL☆16Apr 7, 2020Updated 6 years ago
- LDPC decoders for ARM processor☆12Jul 23, 2021Updated 4 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆253Feb 22, 2026Updated last month
- Aurinko - a document database engine implementation in Clojure☆59Oct 29, 2012Updated 13 years ago
- SystemVerilog compiler and language services☆1,002Updated this week
- A Tcl-Library for scripted HDL generation☆17Apr 30, 2024Updated last year
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆250Mar 30, 2026Updated last week