Derived from https://sourceforge.net/projects/v2kparse
☆46Sep 10, 2015Updated 10 years ago
Alternatives and similar repositories for parser
Users that are interested in parser are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆43May 26, 2018Updated 8 years ago
- Verilog Plugin for Intellij IDEA☆10Oct 22, 2020Updated 5 years ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Jan 28, 2026Updated 7 months ago
- SystemVerilog stuff and stuff.☆12Jun 2, 2016Updated 10 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 7 years ago
- IPXACT Register Map Generator☆11May 9, 2021Updated 5 years ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- ☆16Apr 17, 2022Updated 4 years ago
- On going experiments with Clash☆22Oct 17, 2015Updated 10 years ago
- IP-XACT XML binding library☆17Jun 23, 2016Updated 10 years ago
- Small, safe and fast formatting library☆16Aug 24, 2026Updated last week
- the actual epiphany backend☆20May 18, 2013Updated 13 years ago
- Useful set of library functions for VHDL☆47Nov 24, 2013Updated 12 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Extended and external tests for Verilator testing☆19Aug 21, 2026Updated last week
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 4 years ago
- ☆30Oct 2, 2023Updated 2 years ago
- A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. T…☆25Aug 29, 2012Updated 14 years ago
- ☆15May 10, 2019Updated 7 years ago
- Read-only release history for Verilog-Perl☆13Jan 8, 2015Updated 11 years ago
- Mirror of Synopsys's Liberty parser library☆25Jul 6, 2018Updated 8 years ago
- Python-based IP-XACT parser and utilities☆141Jun 13, 2024Updated 2 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 13 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- An experimental System-on-Chip with a custom compiler toolchain.☆59Jan 2, 2020Updated 6 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- A Verilog parser for Haskell.☆37Jul 6, 2021Updated 5 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆13Mar 16, 2018Updated 8 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆21Jun 4, 2020Updated 6 years ago
- A generic class library in SystemVerilog☆90May 20, 2021Updated 5 years ago
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 8 years ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆84Mar 28, 2026Updated 5 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆15Jul 3, 2024Updated 2 years ago
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆72Jan 14, 2021Updated 5 years ago
- Tcl package that provides access to a Python interpreter☆16Sep 1, 2022Updated 3 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- P4FPGA is located at github.com/hanw/p4fpga☆13Jan 27, 2017Updated 9 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Nov 24, 2014Updated 11 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆472Updated this week