Derived from https://sourceforge.net/projects/v2kparse
☆45Sep 10, 2015Updated 11 years ago
Alternatives and similar repositories for parser
Users that are interested in parser are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆43May 26, 2018Updated 8 years ago
- Verilog Plugin for Intellij IDEA☆10Oct 22, 2020Updated 5 years ago
- SystemVerilog stuff and stuff.☆12Jun 2, 2016Updated 10 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- IPXACT Register Map Generator☆11May 9, 2021Updated 5 years ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- ☆16Apr 17, 2022Updated 4 years ago
- On going experiments with Clash☆22Oct 17, 2015Updated 10 years ago
- IP-XACT XML binding library☆17Jun 23, 2016Updated 10 years ago
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- the actual epiphany backend☆20May 18, 2013Updated 13 years ago
- Useful set of library functions for VHDL☆47Nov 24, 2013Updated 12 years ago
- ☆30Oct 2, 2023Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 4 years ago
- A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. T…☆25Aug 29, 2012Updated 14 years ago
- ☆15May 10, 2019Updated 7 years ago
- Ruby interface to IEEE 1364-2005 Verilog VPI☆15Jun 30, 2011Updated 15 years ago
- Read-only release history for Verilog-Perl☆14Jan 8, 2015Updated 11 years ago
- Mirror of Synopsys's Liberty parser library☆24Jul 6, 2018Updated 8 years ago
- Python-based IP-XACT parser and utilities☆142Jun 13, 2024Updated 2 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆59Jan 2, 2020Updated 6 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A Verilog parser for Haskell.☆37Jul 6, 2021Updated 5 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆13Mar 16, 2018Updated 8 years ago
- Streaming based VHDL parser.☆86Jul 15, 2024Updated 2 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆22Jun 4, 2020Updated 6 years ago
- A generic class library in SystemVerilog☆91May 20, 2021Updated 5 years ago
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 8 years ago
- Tools based upon slang for language server purpose☆24Sep 10, 2026Updated last month
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆87Mar 28, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- ☆15Jul 3, 2024Updated 2 years ago
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆74Jan 14, 2021Updated 5 years ago
- ☆26Feb 15, 2025Updated last year
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- P4FPGA is located at github.com/hanw/p4fpga☆13Jan 27, 2017Updated 9 years ago
- Yet Another Lovely Lib for AVR☆12Apr 3, 2015Updated 11 years ago