Alternatives and similar repositories for SmartVHDL

Users that are interested in SmartVHDL are comparing it to the libraries listed below

• Remillard / VHDL-Mode
  A package for Sublime Text that aids coding in the VHDL language.
  ☆42Updated 2 years ago
• kevinpt / symbolator
  HDL symbol generator
  ☆201Updated 3 years ago
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆231Updated 3 weeks ago
• bavovanachte / sphinx-wavedrom
  A sphinx extension that allows including wavedrom diagrams by using its text-based representation
  ☆38Updated last year
• wallento / wavedrompy
  WaveDrom compatible python command line
  ☆112Updated 2 years ago
• kevinpt / vhdl-extras
  Flexible VHDL library
  ☆193Updated 2 years ago
• sigasi / SigasiProjectCreator
  Python scripts that help generating custom Sigasi Project and Libary configuration files
  ☆19Updated last year
• FPHDL / fphdl
  VHDL-2008 Support Library
  ☆58Updated 9 years ago
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆81Updated this week
• g2384 / VHDLFormatter
  VHDL formatter web online written in typescript
  ☆57Updated 3 years ago
• themperek / cocotb-test
  Unit testing for cocotb
  ☆166Updated 2 months ago
• olofk / ipyxact
  Python-based IP-XACT parser and utilities
  ☆143Updated last year
• vhdl-linter / vhdl-linter
  ☆30Updated last year
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆70Updated 2 months ago
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆84Updated last year
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆253Updated this week
• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆74Updated last month
• wavedrom / cli
  CLI for WaveDrom
  ☆66Updated last year
• AndrewNolte / vscode-system-verilog
  SystemVerilog/Verilog support for vscode using Ctags
  ☆37Updated 4 months ago
• SanDisk-Open-Source / pyvcd
  Python package for writing Value Change Dump (VCD) files.
  ☆130Updated last year
• tymonx / logic
  CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
  ☆286Updated 6 years ago
• svunit / svunit
  ☆208Updated 11 months ago
• raczben / fliplot
  HTML & Js based VCD viewer
  ☆67Updated 2 weeks ago
• benreynwar / pyvivado
  Python tools for Vivado Projects
  ☆72Updated 6 years ago
• bmpenuelas / waveform-render-vscode
  Render waveforms inside VSCode with WaveDrom
  ☆38Updated 3 weeks ago
• phwl / docker-vivado
  ☆26Updated 4 years ago
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆51Updated this week
• SystemRDL / PeakRDL-html
  Generate address space documentation HTML from compiled SystemRDL input
  ☆61Updated 3 weeks ago
• smlgit / fpbinary
  Fixed point package for Python.
  ☆36Updated 2 years ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆130Updated 8 months ago