Alternatives and similar repositories for SmartVHDL

Users that are interested in SmartVHDL are comparing it to the libraries listed below

• Remillard / VHDL-Mode
  A package for Sublime Text that aids coding in the VHDL language.
  ☆42Updated 2 years ago
• g2384 / VHDLFormatter
  VHDL formatter web online written in typescript
  ☆57Updated 2 years ago
• kevinpt / symbolator
  HDL symbol generator
  ☆193Updated 2 years ago
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆219Updated last week
• bavovanachte / sphinx-wavedrom
  A sphinx extension that allows including wavedrom diagrams by using its text-based representation
  ☆37Updated last year
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆77Updated 2 weeks ago
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆69Updated 9 months ago
• wallento / wavedrompy
  WaveDrom compatible python command line
  ☆108Updated 2 years ago
• fransschreuder / xpm_vhdl
  A translation of the Xilinx XPM library to VHDL for simulation purposes
  ☆55Updated 2 months ago
• olofk / ipyxact
  Python-based IP-XACT parser
  ☆137Updated last year
• tymonx / logic
  CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
  ☆282Updated 5 years ago
• hackfin / ghdlex
  GHDL C extensions
  ☆11Updated 5 years ago
• themperek / cocotb-test
  Unit testing for cocotb
  ☆161Updated 3 months ago
• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆71Updated this week
• FPHDL / fphdl
  VHDL-2008 Support Library
  ☆57Updated 8 years ago
• wavedrom / cli
  CLI for WaveDrom
  ☆62Updated last year
• sigasi / SigasiProjectCreator
  Python scripts that help generating custom Sigasi Project and Libary configuration files
  ☆17Updated last year
• SystemRDL / PeakRDL-html
  Generate address space documentation HTML from compiled SystemRDL input
  ☆57Updated this week
• TripRichert / viv-prj-gen
  tcl scripts used to build or generate vivado projects automatically
  ☆33Updated 2 years ago
• vhdl-linter / vhdl-linter
  ☆30Updated last year
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆71Updated last year
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆84Updated last year
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆127Updated 3 months ago
• SeanOBoyle / DoxygenFilterSystemVerilog
  ☆40Updated 10 years ago
• suoto / fpga_cores
  ☆33Updated 2 years ago
• wavedrom / zoom
  🔍 Zoomable Waveform viewer for the Web
  ☆43Updated 4 years ago
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆49Updated this week
• TheClams / SystemVerilog
  SystemVerilog plugin for Sublime Text
  ☆48Updated last month
• VUnit / vunit_action
  VUnit GitHub action
  ☆18Updated 4 years ago
• SEL-FOSS / fixedpoint
  Fixed point arithmetic python package
  ☆38Updated last year