☆15Nov 15, 2025Updated 4 months ago
Alternatives and similar repositories for PeakRDL-cheader
Users that are interested in PeakRDL-cheader are comparing it to the libraries listed below
Sorting:
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆77Updated this week
- C++ 17 Hardware abstraction layer generator from systemrdl☆14Mar 3, 2026Updated 2 weeks ago
- Generate address space documentation HTML from compiled SystemRDL input☆62Mar 6, 2026Updated 2 weeks ago
- Control and status register code generator toolchain☆181Feb 27, 2026Updated 3 weeks ago
- SystemRDL 2.0 language compiler front-end☆275Mar 8, 2026Updated 2 weeks ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Oct 7, 2024Updated last year
- simple 4-BIT CPU with 74-serials chip，origin by Kaoru Tonami in his book “How to build a CPU”☆14Oct 19, 2024Updated last year
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 4 months ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- A risc-v simulator based on SystrmC☆14Jan 7, 2022Updated 4 years ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆17Oct 22, 2025Updated 5 months ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆16Sep 1, 2023Updated 2 years ago
- ☆13Nov 29, 2025Updated 3 months ago
- RTOS for embedded systems☆14Sep 19, 2024Updated last year
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- LimeSDR with Matlab☆11Dec 30, 2019Updated 6 years ago
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆18May 26, 2021Updated 4 years ago
- Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.☆14Nov 29, 2018Updated 7 years ago
- ☆19Nov 26, 2025Updated 3 months ago
- Tool to connect the workstation to the pulp targets abd interact with them☆11Oct 22, 2020Updated 5 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Jun 29, 2022Updated 3 years ago
- Parse hardware design information to generate project specific machine configuration☆17Nov 20, 2025Updated 4 months ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jan 7, 2026Updated 2 months ago
- The Core Flight System (cFS) Sample Library (sample_lib)☆12Jan 26, 2026Updated last month
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- ☆12Aug 20, 2022Updated 3 years ago
- SpaceWire☆14Jul 17, 2014Updated 11 years ago
- The Core Flight System (cFS) Table CRC Tool (tblCRCTool)☆15Jan 26, 2026Updated last month
- Pulp virtual platform☆24Jul 16, 2025Updated 8 months ago
- LuxCoreRender Windows Compilation Environment☆13Jun 3, 2024Updated last year
- Implementation of the CCSDS TM and TC standards for the AcubeSAT nanosatellite☆18Dec 22, 2025Updated 3 months ago
- ☆22Feb 3, 2026Updated last month
- Simple model of BPSK, QPSK & 8QAM Modulator and Demodulator in MATLAB.☆19Jul 30, 2018Updated 7 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated last month
- Reed-Solomon (RS) Encoder/Decoder + Channel Simulation☆19Mar 24, 2022Updated 3 years ago
- VHDL plugin for RgGen☆15Jan 7, 2026Updated 2 months ago