Doxygen with verilog support
☆40Mar 15, 2019Updated 7 years ago
Alternatives and similar repositories for doxygen-verilog
Users that are interested in doxygen-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆40Jun 13, 2015Updated 11 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Eric's branch of Doxverilog (doxygen + doxverilog patch)☆15Jun 6, 2012Updated 14 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Aug 31, 2026Updated 2 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ZPU - the worlds smallest 32 bit CPU with GCC toolchain☆16Jul 17, 2014Updated 12 years ago
- AMIQ Externally Controlled Test Bench☆12Jan 13, 2025Updated last year
- impulse is a powerful waveform viewer and analyser tool, helping engineers to comfortably understand and debug complex semiconductor and …☆11Aug 19, 2025Updated last year
- ☆28Mar 17, 2026Updated 7 months ago
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.☆43Jul 24, 2024Updated 2 years ago
- A CSV file parser, written in SystemVerilog☆26Jul 13, 2016Updated 10 years ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- CMake template for Verilog and VHDL project and Altera/Xilinx FPGA target☆26May 12, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Repurposing existing HDL tools to help writing better code☆228Sep 23, 2026Updated last month
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆91Mar 28, 2026Updated 7 months ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- Coverview☆36Oct 5, 2026Updated last month
- ☆16Oct 5, 2026Updated last month
- Simple Autopilt built using dronekit and MAVLink protocol☆10Nov 2, 2018Updated 8 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,482Updated this week
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆14Jul 11, 2018Updated 8 years ago
- A simple C++ CMake project to jump-start development of SystemC models and systems☆31Nov 24, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Embedded Box, containerized development environments for embedded and FPGA designers☆21Jul 4, 2026Updated 4 months ago
- An abstraction library for interfacing EDA tools☆805Sep 15, 2026Updated last month
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 7 months ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 3 years ago
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆27Jun 14, 2020Updated 6 years ago
- APB Logic☆29Sep 24, 2026Updated last month
- Using ModelSim Foreign Language Interface for c – VHDL Co-Simulation and for Simulator Control on Linux x86 Platform☆28Dec 17, 2020Updated 5 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- UVM-SystemC reference implementation☆23Oct 9, 2026Updated 3 weeks ago
- This is a higan/Verilator co-simulation example/framework☆51Apr 17, 2018Updated 8 years ago
- FreeRTOS port for the RISC-V Virtual Prototype☆14Nov 9, 2020Updated 5 years ago
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- HLS hardware implementation of LOCO-ANS coder☆11Feb 12, 2022Updated 4 years ago
- ☆20May 5, 2020Updated 6 years ago
- Algorithmic C Math Library☆68Oct 13, 2026Updated 3 weeks ago