Doxygen with verilog support
☆41Mar 15, 2019Updated 7 years ago
Alternatives and similar repositories for doxygen-verilog
Users that are interested in doxygen-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆40Jun 13, 2015Updated 11 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Aug 31, 2026Updated 3 weeks ago
- Eric's branch of Doxverilog (doxygen + doxverilog patch)☆15Jun 6, 2012Updated 14 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- A CSV file parser, written in SystemVerilog☆27Jul 13, 2016Updated 10 years ago
- CMake template for Verilog and VHDL project and Altera/Xilinx FPGA target☆26May 12, 2025Updated last year
- Embedded Box, containerized development environments for embedded and FPGA designers☆18Jul 4, 2026Updated 2 months ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆14Jul 11, 2018Updated 8 years ago
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 5 months ago
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.☆43Jul 24, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Simple Autopilt built using dronekit and MAVLink protocol☆10Nov 2, 2018Updated 7 years ago
- Using ModelSim Foreign Language Interface for c – VHDL Co-Simulation and for Simulator Control on Linux x86 Platform☆28Dec 17, 2020Updated 5 years ago
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 8 years ago
- ☆28Mar 17, 2026Updated 6 months ago
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆27Jun 14, 2020Updated 6 years ago
- Repurposing existing HDL tools to help writing better code☆227Updated this week
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆35Apr 13, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆140Updated this week
- FreeRTOS port for the RISC-V Virtual Prototype☆14Nov 9, 2020Updated 5 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,465Updated this week
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 4 months ago
- Code snippets from articles published on www.amiq.com/consulting/blog☆37Jun 14, 2024Updated 2 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 10 years ago
- Python interface for cross-calling with HDL☆52Sep 15, 2026Updated last week
- ☆26Feb 15, 2025Updated last year
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆37Apr 15, 2020Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Alibaba Cloud DDNS for PHP☆12Apr 2, 2022Updated 4 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 10 months ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 4 years ago
- VHDL-2008 Support Library☆62Oct 11, 2016Updated 9 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- An abstraction library for interfacing EDA tools☆797Sep 15, 2026Updated last week
- ☆14Jul 14, 2015Updated 11 years ago