avelure / doxygen-verilog
Doxygen with verilog support
☆37Updated 5 years ago
Alternatives and similar repositories for doxygen-verilog:
Users that are interested in doxygen-verilog are comparing it to the libraries listed below
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆55Updated 2 months ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆57Updated 7 months ago
- Generate address space documentation HTML from compiled SystemRDL input☆48Updated 5 months ago
- Python Tool for UVM Testbench Generation☆50Updated 9 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆65Updated 5 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Updated 2 months ago
- ☆17Updated this week
- ☆26Updated last year
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆61Updated 4 months ago
- Making cocotb testbenches that bit easier☆27Updated last month
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆56Updated 3 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆46Updated last year
- An example Python-based MDV testbench for apbi2c core☆30Updated 6 months ago
- Repository gathering basic modules for CDC purpose☆51Updated 5 years ago
- ☆45Updated 8 years ago
- YosysHQ SVA AXI Properties☆37Updated 2 years ago
- Playing around with Formal Verification of Verilog and VHDL☆54Updated 4 years ago
- Python interface for cross-calling with HDL☆30Updated this week
- UART models for cocotb☆26Updated last year
- SystemVerilog Linter based on pyslang☆29Updated last month
- ☆36Updated 9 years ago
- Running Python code in SystemVerilog☆67Updated 7 months ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆45Updated 4 years ago
- Code snippets from articles published on www.amiq.com/consulting/blog☆35Updated 8 months ago
- Mirror of the Universal Verification Methodology from sourceforge☆33Updated 10 years ago
- ☆13Updated 2 months ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆37Updated 4 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆26Updated 8 months ago
- Control and status register code generator toolchain☆112Updated 2 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆99Updated 3 years ago