avelure / doxygen-verilogView external linksLinks
Doxygen with verilog support
☆41Mar 15, 2019Updated 6 years ago
Alternatives and similar repositories for doxygen-verilog
Users that are interested in doxygen-verilog are comparing it to the libraries listed below
Sorting:
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 4 years ago
- ☆40Jun 13, 2015Updated 10 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- A CSV file parser, written in SystemVerilog☆27Jul 13, 2016Updated 9 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆11Jan 17, 2024Updated 2 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆13Jul 11, 2018Updated 7 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- Reflection API for SystemVerilog☆15Jun 5, 2025Updated 8 months ago
- FreeRTOS port for the RISC-V Virtual Prototype☆14Nov 9, 2020Updated 5 years ago
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.☆40Jul 24, 2024Updated last year
- Python interface for cross-calling with HDL☆47Jan 23, 2026Updated 3 weeks ago
- Code snippets from articles published on www.amiq.com/consulting/blog☆37Jun 14, 2024Updated last year
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆129Updated this week
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆24Sep 21, 2021Updated 4 years ago
- ☆25Apr 4, 2025Updated 10 months ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆65Jan 28, 2026Updated 2 weeks ago
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆32Apr 13, 2021Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,387Updated this week
- Ethernet switch implementation written in Verilog☆58Jun 13, 2023Updated 2 years ago
- Python library for operations with VCD and other digital wave files☆54Nov 12, 2025Updated 3 months ago
- A simple C++ CMake project to jump-start development of SystemC models and systems☆30Nov 24, 2024Updated last year
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆30Oct 28, 2018Updated 7 years ago
- Using ModelSim Foreign Language Interface for c – VHDL Co-Simulation and for Simulator Control on Linux x86 Platform☆28Dec 17, 2020Updated 5 years ago
- VHDL-2008 Support Library☆59Oct 11, 2016Updated 9 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Jan 12, 2026Updated last month
- Hardware Verification library for C++, SystemC and SystemVerilog☆30Nov 27, 2012Updated 13 years ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆74Dec 12, 2025Updated 2 months ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- ESP8266 powered Xilinx Virtual Cable - Xilinx WiFi JTAG!☆31Aug 25, 2021Updated 4 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 2 months ago
- YAMM package repository☆32Mar 20, 2023Updated 2 years ago
- An abstraction library for interfacing EDA tools☆750Updated this week
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆35Jun 30, 2024Updated last year
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆300Jan 21, 2026Updated 3 weeks ago