Doxygen with verilog support
☆41Mar 15, 2019Updated 7 years ago
Alternatives and similar repositories for doxygen-verilog
Users that are interested in doxygen-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆40Jun 13, 2015Updated 10 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A CSV file parser, written in SystemVerilog☆27Jul 13, 2016Updated 9 years ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆13Jul 11, 2018Updated 7 years ago
- CMake template for Verilog and VHDL project and Altera/Xilinx FPGA target☆26May 12, 2025Updated 11 months ago
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.☆42Jul 24, 2024Updated last year
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated last month
- Simple Autopilt built using dronekit and MAVLink protocol☆10Nov 2, 2018Updated 7 years ago
- Python interface for cross-calling with HDL☆50Mar 14, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆37Jun 30, 2024Updated last year
- Using ModelSim Foreign Language Interface for c – VHDL Co-Simulation and for Simulator Control on Linux x86 Platform☆28Dec 17, 2020Updated 5 years ago
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 7 years ago
- ☆27Mar 17, 2026Updated last month
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆133Apr 28, 2026Updated last week
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- Parallel_Computer_Architecture经典书籍☆17May 13, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆65Jan 28, 2026Updated 3 months ago
- FreeRTOS port for the RISC-V Virtual Prototype☆14Nov 9, 2020Updated 5 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆34Apr 13, 2021Updated 5 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,413Feb 13, 2026Updated 2 months ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆79Mar 28, 2026Updated last month
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 5 months ago
- Code snippets from articles published on www.amiq.com/consulting/blog☆37Jun 14, 2024Updated last year
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 9 years ago
- ☆26Feb 15, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 5 months ago
- VHDL-2008 Support Library☆62Oct 11, 2016Updated 9 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- An abstraction library for interfacing EDA tools☆765Apr 24, 2026Updated 2 weeks ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆36Apr 15, 2020Updated 6 years ago
- ☆14Jul 14, 2015Updated 10 years ago