Generate address space documentation HTML from compiled SystemRDL input
☆62Mar 6, 2026Updated 2 weeks ago
Alternatives and similar repositories for PeakRDL-html
Users that are interested in PeakRDL-html are comparing it to the libraries listed below
Sorting:
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 4 months ago
- Generate UVM register model from compiled SystemRDL input☆60Nov 25, 2025Updated 3 months ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆77Updated this week
- SystemRDL 2.0 language compiler front-end☆275Mar 8, 2026Updated 2 weeks ago
- ☆15Nov 15, 2025Updated 4 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Oct 21, 2024Updated last year
- Control and status register code generator toolchain☆181Feb 27, 2026Updated 3 weeks ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 4 months ago
- ☆22Feb 15, 2023Updated 3 years ago
- Python-based IP-XACT parser and utilities☆143Jun 13, 2024Updated last year
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 3 weeks ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- ☆16May 10, 2019Updated 6 years ago
- Open-source IPs Package Manager (IPM)☆16Feb 24, 2025Updated last year
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated last month
- JSON lib in Systemverilog☆44Feb 23, 2022Updated 4 years ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 2 years ago
- Bazel/Build Analysis and Navigation Tool☆27Updated this week
- Code generation tool for control and status registers☆450Mar 14, 2026Updated last week
- UVM verification kits which uses YASA as simulation script☆17Dec 10, 2019Updated 6 years ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆14Mar 3, 2026Updated 2 weeks ago
- Some Python scripts to program Xilinx FPGAs using OpenOCD☆24Oct 22, 2016Updated 9 years ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- System verilog register model for uvm testbenches.☆21Aug 29, 2018Updated 7 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆368Updated this week
- HiSilicon ip camera SoCs SystemRDL registers description☆12Oct 18, 2023Updated 2 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated 10 months ago
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 2 years ago
- ☆17Jun 5, 2024Updated last year
- ☆26Aug 10, 2023Updated 2 years ago
- Tool for generating multi-purpose makefiles for FPGA projects (clone of hdlmake from CERN)☆18Aug 16, 2021Updated 4 years ago
- use pivpi to drive testbench event☆21Jul 21, 2016Updated 9 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆111Oct 31, 2023Updated 2 years ago
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆35Apr 15, 2020Updated 5 years ago