kavyasreedhar / sreedhar-xgcd-hardware-ches2022

Related projects ⓘ

Alternatives and complementary repositories for sreedhar-xgcd-hardware-ches2022

• pq-crypto / vpqc
  processor for post-quantum cryptography
  ☆14Updated 4 years ago
• aneeshkandi14 / ascon-hw-public
  ☆16Updated 4 months ago
• momalab / CoPHEE
  CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.
  ☆27Updated 9 months ago
• xiang-rc / cfntt_ref
  ☆24Updated 3 months ago
• flokrieger / Aloha-HE
  ☆14Updated 2 months ago
• KULeuven-COSIC / HEAT
  Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)
  ☆55Updated 4 years ago
• sujoyetc / SABER_HW
  Hardware implementation of Saber
  ☆7Updated 4 years ago
• alibaba-damo-academy / damo_ctl_cham
  ☆20Updated last year
• bu-icsg / SimFHE
  ☆33Updated 3 months ago
• DHLSan / FastHomNAND
  Acceleration of TFHE-based Homomorphic NAND Gate on FPGA
  ☆14Updated 3 years ago
• LoganBrist / C-Verilog_NTT_RNS_Polymultiplier
  ☆23Updated 4 years ago
• secworks / sha3
  FIPS 202 compliant SHA-3 core in Verilog
  ☆18Updated 4 years ago
• ascon / ascon-hardware
  NIST LWC Hardware Reference Implementation of Ascon v1.2
  ☆24Updated last year
• ntt-polymul / ntt-polymul
  Saber and NTRU on M4 and AVX2
  ☆16Updated 2 years ago
• datenlord / TRIDENT
  A Hardware Implemented Poseidon Hasher
  ☆18Updated 2 years ago
• kemalderya / pqc-param-ntt
  ☆18Updated 2 years ago
• XBQ314 / A-Number-Theoretic-Transform-Accelerator-with-Two-Parallel-Simplified-Butterfly-Units
  Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元
  ☆14Updated 2 years ago
• IAIK / coco-alma
  CocoAlma is an execution-aware tool for formal verification of masked implementations
  ☆21Updated last month
• rprimas / ascon-verilog
  Verilog Hardware Design of Ascon v1.2
  ☆19Updated last week
• KULeuven-COSIC / fpt-demo
  FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption
  ☆16Updated 3 months ago
• hadipourh / CryptoHDL
  A list of VHDL codes implementing cryptographic algorithms
  ☆25Updated 2 years ago
• ascon / ascon-hardware-sca
  NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks
  ☆14Updated last year
• RotemBenHur / SIMPLE-MAGIC
  SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC
  ☆14Updated 4 years ago
• SRI-CSL / NTT
  An Implementation of the Number Theoretic Transform
  ☆37Updated last year
• CastLab-KAIST / OpenMDS
  ☆15Updated last year
• acmert / parametric-ntt
  Parametric NTT/INTT Hardware Generator
  ☆59Updated 3 years ago
• acmert / ntt-based-polmul
  Python implementations of various NTT/INTT and NTT-based polynomial multiplication algorithms
  ☆30Updated 4 years ago
• yzwangfeng / reram-synthesis
  A synthesis flow for hybrid processing-in-RRAM modes
  ☆12Updated 3 years ago
• mupq / pqriscv-vexriscv
  VexRiscv reference platforms for the pqriscv project
  ☆15Updated 8 months ago
• xingyf14 / CRYSTALS-Kyber
  ☆45Updated 3 years ago