Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817
☆12Nov 10, 2023Updated 2 years ago
Alternatives and similar repositories for sreedhar-xgcd-hardware-ches2022
Users that are interested in sreedhar-xgcd-hardware-ches2022 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆26Nov 3, 2020Updated 5 years ago
- PSA-ADAC SDC-600 Secure Debug Manager library for authenticated debug☆17Mar 18, 2025Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Updated this week
- DOM Protected hardware Implementations of Ascon variants☆11Jun 13, 2017Updated 9 years ago
- Fast convolution algorithms with Python types☆10Nov 20, 2016Updated 9 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Implementation of TFHE with Julia☆11Mar 25, 2020Updated 6 years ago
- trust4futures☆14Jul 4, 2025Updated last year
- ☆10Updated this week
- ☆11Sep 7, 2023Updated 3 years ago
- This is a list of central processing units based on the ARM family of instruction sets designed by ARM Ltd. and third parties, sorted by …☆11May 11, 2023Updated 3 years ago
- ZPrize 2022 - All qualified entries☆55Sep 21, 2023Updated 3 years ago
- ☆10Dec 28, 2022Updated 3 years ago
- Work related to vectorizing strategies for arbitrary FHE programs☆11Sep 5, 2025Updated last year
- We open-source our layout level fast EM simulation tool, EMSim, to the public.☆16Feb 8, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ZPrize entry for Accelerating NTT Operations on an FPGA☆16Nov 18, 2022Updated 3 years ago
- a lib for bls signature in golang☆11Nov 29, 2020Updated 5 years ago
- The code for Joint Neural Architecture Search and Quantization☆14Apr 10, 2019Updated 7 years ago
- Implementation of deep ResNet model on CKKS scheme in Microsoft SEAL library using multiplexed parallel convolution☆105Jul 27, 2022Updated 4 years ago
- ☆18Jan 18, 2019Updated 7 years ago
- 基于tcmalloc，实现了一个具有三层缓存的高并发内存池（ThreadCache、Centralcache，PageCache）☆14Mar 11, 2023Updated 3 years ago
- A proof-of-concept implementation to evaluate a UTXO-based generalized channel construction in Bitcoin.☆13Dec 13, 2021Updated 4 years ago
- ☆15Jun 26, 2025Updated last year
- Proof of concept for the A2L protocol on top of Bitcoin.☆19Sep 3, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Jul 10, 2024Updated 2 years ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆15Jan 23, 2020Updated 6 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 3 years ago
- A depth-aware secure computation compiler☆17Jun 7, 2025Updated last year
- Quick visualization of C++/Python code for Education, code Analysis and Fun.☆10May 29, 2022Updated 4 years ago
- Lightweight re-packaging of AsyncQueue library from rocket-chip☆18Jun 23, 2023Updated 3 years ago
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆21Feb 22, 2023Updated 3 years ago
- The pure python implement of the slh-dsa algorithm.☆17Aug 18, 2026Updated 2 months ago
- Syntax aware code search for Julia☆15Jun 22, 2026Updated 4 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A python implementation of Leighton-Micali hierarchical hash based signatures☆18Feb 25, 2017Updated 9 years ago
- Verilog program☆16Jul 27, 2020Updated 6 years ago
- An Energy-Efficient Spiking Neural Network for Finger Velocity Decoding for Implantable Brain-Machine Interface☆12Apr 12, 2022Updated 4 years ago
- LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.☆17Apr 2, 2024Updated 2 years ago
- Implementation in Julia of unitary core transformations approach to finding eigenvalues of companion matrices☆12Sep 20, 2026Updated last month
- A zk-SNARK for randomized algorithms + linear-size universal circuits (https://eprint.iacr.org/2020/278)☆19Jan 24, 2021Updated 5 years ago
- ☆17Oct 9, 2023Updated 3 years ago