snbk001 / 100DaysofRTL
100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Counter, Mux using case, JK flip flop, T flip flop, positive edge detection, Priority encoder, Barrel shifter, Signed Magnitude adder, Free Running Counter, Mod-m Counter, Edge Detector mealy Moore
☆33Updated 2 years ago
Alternatives and similar repositories for 100DaysofRTL:
Users that are interested in 100DaysofRTL are comparing it to the libraries listed below
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆22Updated last year
- ☆17Updated 2 years ago
- Architectural design of data router in verilog☆29Updated 5 years ago
- SystemVerilog UVM testbench example☆30Updated 10 months ago
- ☆41Updated 3 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 2 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆22Updated last year
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- Complete tutorial code.☆16Updated 10 months ago
- ☆12Updated last month
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆20Updated 3 years ago
- Structured UVM Course☆38Updated last year
- Asynchronous fifo in verilog☆33Updated 8 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- ☆14Updated last year
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆27Updated 6 years ago
- Python Tool for UVM Testbench Generation☆50Updated 10 months ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- Verification IP for APB protocol☆59Updated 4 years ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆22Updated 6 years ago
- AXI Interconnect☆47Updated 3 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆15Updated 3 years ago
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆34Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- System Verilog and Emulation. Written all the five channels.☆33Updated 8 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year
- UART design in SV and verification using UVM and SV☆40Updated 5 years ago