silicon-vlsi / VLSI-2024Links
Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.
☆10Updated 2 years ago
Alternatives and similar repositories for VLSI-2024
Users that are interested in VLSI-2024 are comparing it to the libraries listed below
Sorting:
- ☆13Updated 10 months ago
- ☆41Updated last year
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- Use FPGA to Transfer Image with Gigabits Ethernet☆19Updated 4 years ago
- ☆14Updated 10 months ago
- Completed LDO Design for Skywaters 130nm☆16Updated 2 years ago
- RISC V core implementation using Verilog.☆27Updated 4 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 6 months ago
- ☆30Updated 4 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated 2 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆59Updated last month
- Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer☆34Updated 3 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆47Updated this week
- A mixed-signal system on chip for nanopore-based DNA sequencing☆34Updated 2 years ago
- ☆83Updated 9 months ago
- A harvard architecture CPU based on RISC-V.☆14Updated 2 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆32Updated 4 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆69Updated 3 months ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆66Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆64Updated 11 months ago
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 3 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆40Updated 6 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆43Updated 3 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆17Updated 3 years ago
- A current mode buck converter on the SKY130 PDK☆31Updated 4 years ago