silicon-vlsi / VLSI-2024Links
Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.
☆10Updated 2 years ago
Alternatives and similar repositories for VLSI-2024
Users that are interested in VLSI-2024 are comparing it to the libraries listed below
Sorting:
- ☆13Updated 9 months ago
- Use FPGA to Transfer Image with Gigabits Ethernet☆18Updated 4 years ago
- ☆41Updated last year
- ☆14Updated 9 months ago
- RISC V core implementation using Verilog.☆26Updated 4 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated 2 years ago
- A harvard architecture CPU based on RISC-V.☆14Updated 2 years ago
- Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer☆33Updated 3 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆11Updated last year
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆46Updated 4 months ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆13Updated 9 months ago
- Learn and build GPU RTL from scratch☆14Updated last month
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 5 months ago
- Creation of a AXI Master and Yocto device driver for Zynq, using High Level Synthesis (HLS) techniques.☆14Updated 10 years ago
- Many peripherals in Verilog ready to use☆39Updated 8 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆63Updated 9 months ago
- ☆29Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆59Updated last month
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆47Updated last week
- Completed LDO Design for Skywaters 130nm☆16Updated 2 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆58Updated last week
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆65Updated 2 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆31Updated 4 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆93Updated 5 months ago
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 3 years ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 8 months ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆20Updated 2 years ago
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Updated 4 months ago