silicon-vlsi / VLSI-2024Links
Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.
☆10Updated 2 years ago
Alternatives and similar repositories for VLSI-2024
Users that are interested in VLSI-2024 are comparing it to the libraries listed below
Sorting:
- ☆13Updated 9 months ago
- ☆14Updated 10 months ago
- ☆41Updated last year
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated 2 years ago
- Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer☆33Updated 3 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 5 months ago
- Use FPGA to Transfer Image with Gigabits Ethernet☆19Updated 4 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆94Updated 6 months ago
- RISC V core implementation using Verilog.☆26Updated 4 years ago
- Completed LDO Design for Skywaters 130nm☆16Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Updated 5 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆66Updated 3 years ago
- Slides and material for Xilinx bootcamp☆22Updated 4 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆63Updated 10 months ago
- HW and SW based implementation of Canny Edge Detection Algorithm.☆12Updated 7 years ago
- A harvard architecture CPU based on RISC-V.☆14Updated 2 years ago
- ☆84Updated 8 months ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 8 months ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆32Updated 4 years ago
- ☆30Updated 4 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Updated 2 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆59Updated last month
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆32Updated 6 years ago
- ☆17Updated 3 years ago
- A mixed-signal system on chip for nanopore-based DNA sequencing☆34Updated 2 years ago
- A 2D convolution hardware implementation written in Verilog☆48Updated 4 years ago
- Delta-sigma audio DAC (16b, 48kHz), intended for tape-out on MPW-5, SKY130 technology.☆35Updated 3 years ago