100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves committing to working on RTL based digital designs for 100 consecutive days. The goal is to build a solid foundation of knowledge and experience in the field.
☆27Apr 26, 2023Updated 3 years ago
Alternatives and similar repositories for 100daysofRTL
Users that are interested in 100daysofRTL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The Repository contains the code of various Digital Circuits☆13Aug 7, 2023Updated 3 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆17Mar 8, 2026Updated 7 months ago
- ☆11Apr 18, 2026Updated 6 months ago
- Repository for RTL building blocks #100daysofrtl VERILOG VHDL System Verilog☆14Jun 3, 2024Updated 2 years ago
- PrUcess is a low-power multi-clock configurable digital processing system that executes commands (unsigned arithmetic operations, logical…☆13Apr 29, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆40Jul 23, 2023Updated 3 years ago
- A HARDWARE IMPLEMENTATION OF ARTIFICIAL NEURAL NETWORKS FOR INFERENCE☆36Mar 10, 2020Updated 6 years ago
- ☆19Feb 26, 2024Updated 2 years ago
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- Documenting progress of GSoC'22 project in FFmpeg☆13Sep 4, 2022Updated 4 years ago
- Miscellaneous prototype hardware that wasn't major enough to warrant a dedicated repo☆17Oct 10, 2026Updated last week
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 5 years ago
- Generic memory implementations☆12Feb 6, 2024Updated 2 years ago
- portFFT is a library implementing Fast Fourier Transforms using SYCL☆19Mar 1, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆15Nov 19, 2023Updated 2 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 8 years ago
- CANbardo USB to CAN adapter board☆17Aug 17, 2025Updated last year
- Open-source RTL IP developement for IIR/FIR filters in SystemVerilog, along with the C model and verification IP in UVM☆15Jul 8, 2026Updated 3 months ago
- A Data-driven Approach. Our story begins with a quest for knowledge. The information we obtained from LinkedIn offers us unprecedented in…☆18May 23, 2023Updated 3 years ago
- NLP Project that calculates stance and classifies Arabic tweets about COVID-19 Vaccine☆16Jan 12, 2023Updated 3 years ago
- RMII interface ethernet MAC Core for 10/100 MBit ethernet implementation with support CDC and AXI-Stream BUS without management and witho…☆14Jan 21, 2022Updated 4 years ago
- A Handwriting Based Gender Classification Model☆17Jun 8, 2022Updated 4 years ago
- The term project for Cairo University's CMP3060 course☆15Jul 14, 2022Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆58Jun 19, 2021Updated 5 years ago
- ☆16Mar 14, 2023Updated 3 years ago
- An MLOPs Library for Tracking & Directory Structure☆21Dec 24, 2023Updated 2 years ago
- ☆16Jan 9, 2022Updated 4 years ago
- Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach.☆24Dec 27, 2022Updated 3 years ago
- ☆20Feb 23, 2022Updated 4 years ago
- ☆13Jan 1, 2023Updated 3 years ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 3 years ago
- Legacy C language Image Processing and Computer Vision OpenCV Examples used for Teaching☆12Dec 21, 2017Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆17Apr 12, 2020Updated 6 years ago
- count down to cmp-23 graduation☆21Jun 28, 2024Updated 2 years ago
- ☆45Jul 20, 2023Updated 3 years ago
- ☆21Jun 8, 2022Updated 4 years ago
- ☆18Jul 30, 2021Updated 5 years ago
- Black Omega, audiophile music player, Open Source BSD license☆11Oct 14, 2026Updated last week
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆21Apr 27, 2024Updated 2 years ago