hughbyrne10 / 100daysofRTLLinks
100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves committing to working on RTL based digital designs for 100 consecutive days. The goal is to build a solid foundation of knowledge and experience in the field.
☆27Updated 2 years ago
Alternatives and similar repositories for 100daysofRTL
Users that are interested in 100daysofRTL are comparing it to the libraries listed below
Sorting:
- This repo provide an index of VLSI content creators and their materials☆165Updated last year
- ☆47Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆291Updated 8 months ago
- ☆116Updated 2 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆66Updated last year
- SystemVerilog Tutorial☆192Updated 2 months ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆121Updated 4 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆153Updated 4 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆74Updated 3 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆33Updated last year
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆126Updated 3 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆171Updated 4 years ago
- ☆13Updated last year
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Updated 9 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆134Updated 2 years ago
- 100 Days of RTL☆407Updated last year
- opensource EDA tool flor VLSI design☆36Updated 2 years ago
- ☆16Updated 2 years ago
- ☆15Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆82Updated 2 years ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆31Updated 6 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 3 years ago
- ☆18Updated 3 months ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆134Updated 4 months ago
- Verilog HDL files☆173Updated last year
- A Reconfigurable RISC-V Core for Approximate Computing☆129Updated 8 months ago
- This is a passion project where I aim to explore the RTL design topics of my interest.☆14Updated 8 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆108Updated 2 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆31Updated last year