100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves committing to working on RTL based digital designs for 100 consecutive days. The goal is to build a solid foundation of knowledge and experience in the field.
☆27Apr 26, 2023Updated 2 years ago
Alternatives and similar repositories for 100daysofRTL
Users that are interested in 100daysofRTL are comparing it to the libraries listed below
Sorting:
- 100 Days of RTL☆408Aug 15, 2024Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆39Nov 6, 2022Updated 3 years ago
- A HARDWARE IMPLEMENTATION OF ARTIFICIAL NEURAL NETWORKS FOR INFERENCE☆33Mar 10, 2020Updated 5 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆15Nov 24, 2025Updated 3 months ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Jan 4, 2025Updated last year
- GPS software-defined receiver (SDR) which acquires and tracks a single GPS L1 C/A signal.☆13Feb 16, 2021Updated 5 years ago
- R package for tracking Covid19 cases in San Francisco☆12Apr 2, 2023Updated 2 years ago
- ☆17Jul 12, 2024Updated last year
- ☆11Apr 22, 2024Updated last year
- Examples for 'Knowing the RP2040' book☆10Apr 19, 2023Updated 2 years ago
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆13Nov 19, 2023Updated 2 years ago
- Miscellaneous prototype hardware that wasn't major enough to warrant a dedicated repo☆17Aug 1, 2025Updated 7 months ago
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 7 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆12Apr 29, 2025Updated 10 months ago
- Python flasher and gdb server for various ARM debug probes.☆17Jul 22, 2025Updated 7 months ago
- ☆55Jun 19, 2021Updated 4 years ago
- FPGA (Verilog) implementation of the Flip01 8-bit processor.☆17Dec 30, 2024Updated last year
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆17Dec 12, 2025Updated 2 months ago
- ☆15Jan 1, 2023Updated 3 years ago
- ☆13Apr 24, 2022Updated 3 years ago
- Machine Learning Course☆17Mar 29, 2025Updated 11 months ago
- ☆14Aug 6, 2023Updated 2 years ago
- ☆13Dec 1, 2024Updated last year
- ☆14Mar 10, 2022Updated 3 years ago
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆12Dec 6, 2023Updated 2 years ago
- ☆16Apr 8, 2023Updated 2 years ago
- ☆14Apr 24, 2023Updated 2 years ago
- A set of solutions to ETHZ ROS lectures☆13Jul 19, 2017Updated 8 years ago
- A Verilog implementation of a pipelined MIPS processor☆11Oct 20, 2017Updated 8 years ago
- ☆14Mar 14, 2023Updated 2 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 5 years ago
- A Demo Application for NVIDIA TensorRT Pose Estimation☆14Apr 16, 2020Updated 5 years ago
- A project demonstration on how to use the GigE camera to do the DeepStream Yolo3 object detection, how to set up the GigE camera, and dep…☆17Feb 11, 2022Updated 4 years ago
- Use Segment Anything 3 to label data for use with Autodistill.☆41Nov 25, 2025Updated 3 months ago
- STM32F103 Manuel Peripheral Configurations☆17May 31, 2020Updated 5 years ago
- Learn and build GPU RTL from scratch☆18Aug 1, 2025Updated 7 months ago
- APB master and slave developed in RTL.☆22Oct 25, 2025Updated 4 months ago
- Build script to compile an up-to-date RISC-V GCC toolchain on Debian / Ubuntu with rv32e, rv32i and rv64i architectures and ilp32e, ilp3…☆11Aug 5, 2025Updated 7 months ago
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago