hughbyrne10 / 100daysofRTLLinks
100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves committing to working on RTL based digital designs for 100 consecutive days. The goal is to build a solid foundation of knowledge and experience in the field.
☆27Updated 2 years ago
Alternatives and similar repositories for 100daysofRTL
Users that are interested in 100daysofRTL are comparing it to the libraries listed below
Sorting:
- This repo provide an index of VLSI content creators and their materials☆164Updated last year
- ☆116Updated 2 years ago
- SystemVerilog Tutorial☆190Updated 2 months ago
- ☆47Updated last year
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆66Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆290Updated 8 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆73Updated 3 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆153Updated 3 months ago
- opensource EDA tool flor VLSI design☆36Updated 2 years ago
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Updated 9 months ago
- ☆13Updated last year
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆168Updated 4 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆33Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆133Updated 2 years ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆121Updated 3 months ago
- Verilog HDL files☆170Updated last year
- ☆18Updated 2 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆106Updated 2 years ago
- 100 Days of RTL☆407Updated last year
- ☆13Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆134Updated 3 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆118Updated 2 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Updated last year
- ECE 3300 HDL Code☆62Updated 3 years ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆81Updated 2 years ago
- Design Verification Engineer interview preparation guide.☆43Updated 6 months ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆124Updated 3 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆175Updated 2 years ago
- This repository contains some introductory level review about learning about FPGA Design including some tutorials, links to websites and …☆40Updated 9 months ago