100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves committing to working on RTL based digital designs for 100 consecutive days. The goal is to build a solid foundation of knowledge and experience in the field.
☆27Apr 26, 2023Updated 3 years ago
Alternatives and similar repositories for 100daysofRTL
Users that are interested in 100daysofRTL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆38Jul 23, 2023Updated 2 years ago
- 100 Days of RTL☆418Aug 15, 2024Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆121Jul 9, 2023Updated 2 years ago
- ☆11Apr 18, 2026Updated last month
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆40Nov 6, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆18Jun 12, 2023Updated 3 years ago
- A HARDWARE IMPLEMENTATION OF ARTIFICIAL NEURAL NETWORKS FOR INFERENCE☆34Mar 10, 2020Updated 6 years ago
- Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024☆25Mar 20, 2025Updated last year
- ☆19Feb 26, 2024Updated 2 years ago
- PrUcess is a low-power multi-clock configurable digital processing system that executes commands (unsigned arithmetic operations, logical…☆13Apr 29, 2023Updated 3 years ago
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆49Jan 4, 2025Updated last year
- Documenting progress of GSoC'22 project in FFmpeg☆13Sep 4, 2022Updated 3 years ago
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CANbardo USB to CAN adapter board☆17Aug 17, 2025Updated 9 months ago
- A Data-driven Approach. Our story begins with a quest for knowledge. The information we obtained from LinkedIn offers us unprecedented in…☆17May 23, 2023Updated 3 years ago
- ☆24May 14, 2025Updated last year
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆11Feb 11, 2020Updated 6 years ago
- ☆20Jul 12, 2024Updated last year
- ☆20Apr 24, 2023Updated 3 years ago
- A simple video game of car moving in its path trying to avoid obstacles while collecting full icons to keep the journey going☆18Jun 5, 2022Updated 4 years ago
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆13Nov 19, 2023Updated 2 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆18Dec 12, 2025Updated 6 months ago
- Build script to compile an up-to-date RISC-V GCC toolchain on Debian / Ubuntu with rv32e, rv32i and rv64i architectures and ilp32e, ilp3…☆11Aug 5, 2025Updated 10 months ago
- ☆16Jan 1, 2023Updated 3 years ago
- ☆20Feb 23, 2022Updated 4 years ago
- An absolute masterpiece website for solving mathematical problems numerically.☆25Dec 9, 2023Updated 2 years ago
- Implementation of RV32I in Logisim-evolution.☆26Sep 19, 2023Updated 2 years ago
- STM32F103 Manuel Peripheral Configurations☆17May 31, 2020Updated 6 years ago
- Verilog hardware abstraction library☆53May 24, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆16Jul 30, 2021Updated 4 years ago
- APB master and slave developed in RTL.☆25Oct 25, 2025Updated 7 months ago
- ☆119Dec 24, 2023Updated 2 years ago
- SSD test project using Zynq Ultrascale+ bare metal NVMe.☆23Oct 8, 2021Updated 4 years ago
- ☆21Apr 19, 2024Updated 2 years ago
- DVI to LVDS Verilog converter☆25Sep 3, 2016Updated 9 years ago
- MultiZone® Security TEE for Arm® Cortex®-M is the quick and safe way to add security and separation to any Cortex-M based device. MultiZo…☆14Aug 21, 2023Updated 2 years ago