hughbyrne10 / 100daysofRTLLinks
100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves committing to working on RTL based digital designs for 100 consecutive days. The goal is to build a solid foundation of knowledge and experience in the field.
☆27Updated 2 years ago
Alternatives and similar repositories for 100daysofRTL
Users that are interested in 100daysofRTL are comparing it to the libraries listed below
Sorting:
- SystemVerilog Tutorial☆185Updated 2 weeks ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆280Updated 6 months ago
- This repo provide an index of VLSI content creators and their materials☆161Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Updated 7 months ago
- ☆45Updated last year
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆143Updated 2 months ago
- ☆117Updated last year
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆31Updated last year
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆115Updated 2 months ago
- ☆37Updated 5 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆124Updated 2 years ago
- opensource EDA tool flor VLSI design☆35Updated 2 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆128Updated 2 months ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆122Updated 3 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆65Updated last year
- 100 Days of RTL☆403Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆81Updated 2 years ago
- An inhouse RISC-V 32-bits CPU☆18Updated 5 months ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆158Updated 4 years ago
- ☆18Updated last month
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Updated last year
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 11 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆196Updated last month
- This is a passion project where I aim to explore the RTL design topics of my interest.☆14Updated 6 months ago
- ☆13Updated last year
- An overview of TL-Verilog resources and projects☆81Updated 8 months ago
- Design Verification Engineer interview preparation guide.☆40Updated 4 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆101Updated 2 years ago