hughbyrne10 / 100daysofRTL
100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves committing to working on RTL based digital designs for 100 consecutive days. The goal is to build a solid foundation of knowledge and experience in the field.
☆25Updated last year
Related projects ⓘ
Alternatives and complementary repositories for 100daysofRTL
- SystemVerilog Tutorial☆113Updated 11 months ago
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆14Updated last week
- ☆26Updated 7 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆48Updated 2 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆52Updated last week
- ☆99Updated 10 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆52Updated last year
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 4 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- This repo is created to include illustrative examples on object oriented design pattern in SV☆55Updated last year
- ☆120Updated 2 years ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆83Updated 3 months ago
- Verilog Fundamentals Explained for Beginners and Professionals☆18Updated last year
- ☆16Updated last year
- This repo provide an index of VLSI content creators and their materials☆135Updated 2 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆45Updated 6 months ago
- ☆16Updated 9 months ago
- Architectural design of data router in verilog☆26Updated 4 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago
- ☆10Updated last year
- ☆13Updated 8 months ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆17Updated last year
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆53Updated 2 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆21Updated 3 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆110Updated 3 months ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆19Updated 3 years ago
- Complete tutorial code.☆12Updated 6 months ago
- ☆13Updated 2 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆21Updated 3 years ago