hughbyrne10 / 100daysofRTLLinks
100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves committing to working on RTL based digital designs for 100 consecutive days. The goal is to build a solid foundation of knowledge and experience in the field.
☆27Updated 2 years ago
Alternatives and similar repositories for 100daysofRTL
Users that are interested in 100daysofRTL are comparing it to the libraries listed below
Sorting:
- SystemVerilog Tutorial☆178Updated last week
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- ☆41Updated last year
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆142Updated 3 weeks ago
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Updated 6 months ago
- This repo provide an index of VLSI content creators and their materials☆160Updated last year
- ☆117Updated last year
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆65Updated 11 months ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆113Updated 3 weeks ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆100Updated 2 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆81Updated 2 years ago
- A Reconfigurable RISC-V Core for Approximate Computing☆125Updated 5 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆120Updated last month
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆272Updated 5 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆111Updated 2 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆152Updated 4 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆31Updated 11 months ago
- opensource EDA tool flor VLSI design☆35Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated 2 years ago
- FPGA Design of a Neural Network for Color Detection☆78Updated 9 months ago
- An inhouse RISC-V 32-bits CPU☆18Updated 4 months ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 10 months ago
- ☆13Updated last week
- Verilog/SystemVerilog Guide☆74Updated last year
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆19Updated 4 years ago
- ☆166Updated 3 years ago
- ☆13Updated 11 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆115Updated last year
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- 100 Days of RTL☆401Updated last year