☆44Jul 20, 2023Updated 2 years ago
Alternatives and similar repositories for 100-Days-of-RTL-code
Users that are interested in 100-Days-of-RTL-code are comparing it to the libraries listed below
Sorting:
- ☆116Dec 24, 2023Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Jul 23, 2023Updated 2 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆20Aug 5, 2023Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆110Jul 9, 2023Updated 2 years ago
- ☆11Apr 22, 2024Updated last year
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated last year
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆16Aug 13, 2023Updated 2 years ago
- ☆18Feb 26, 2024Updated 2 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- A complete UVM TB for verification of single port 64KB RAM☆17Apr 16, 2021Updated 4 years ago
- 100 Days of RTL☆408Aug 15, 2024Updated last year
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆16Jun 24, 2020Updated 5 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆106Jul 2, 2023Updated 2 years ago
- Verilog Fundamentals Explained for Beginners and Professionals☆20Jan 15, 2023Updated 3 years ago
- The memory model was leveraged from micron.☆29Mar 24, 2018Updated 7 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆77Oct 7, 2022Updated 3 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆32Jul 21, 2025Updated 7 months ago
- ☆26May 17, 2017Updated 8 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- PCIE 5.0 Graduation project (Verification Team)☆102Jan 27, 2024Updated 2 years ago
- PREEMPT_RT Linux for Real-time Edge Software☆13Dec 18, 2025Updated 2 months ago
- ☆11May 8, 2022Updated 3 years ago
- Cadence Audio Framework - Hostless☆13Apr 12, 2022Updated 3 years ago
- ☆10Oct 16, 2023Updated 2 years ago
- Verilog Project☆20Aug 30, 2021Updated 4 years ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 6 years ago
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 12 years ago
- ☆11May 23, 2024Updated last year
- Superscalar Out-of-Order NPU Design on FPGA☆11May 17, 2024Updated last year
- Building a Computer From Scratch with verilog☆11Feb 6, 2026Updated last month
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆11Jan 5, 2018Updated 8 years ago
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated 5 months ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 11 months ago
- Structured UVM Course☆67Jan 4, 2024Updated 2 years ago
- ☆14Feb 23, 2026Updated 2 weeks ago
- The Repository contains the code of various Digital Circuits☆12Aug 7, 2023Updated 2 years ago