KOTHAVANI / 100-Days-of-RTL-codeView external linksLinks
☆44Jul 20, 2023Updated 2 years ago
Alternatives and similar repositories for 100-Days-of-RTL-code
Users that are interested in 100-Days-of-RTL-code are comparing it to the libraries listed below
Sorting:
- ☆116Dec 24, 2023Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Jul 23, 2023Updated 2 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆20Aug 5, 2023Updated 2 years ago
- ☆17Jan 13, 2024Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆39Nov 6, 2022Updated 3 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆109Jul 9, 2023Updated 2 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- ☆11Apr 22, 2024Updated last year
- System Verilog using Functional Verification☆12Apr 8, 2024Updated last year
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆16Aug 13, 2023Updated 2 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- ☆18Feb 26, 2024Updated last year
- A complete UVM TB for verification of single port 64KB RAM☆17Apr 16, 2021Updated 4 years ago
- 100 Days of RTL☆408Aug 15, 2024Updated last year
- Verilog Fundamentals Explained for Beginners and Professionals☆20Jan 15, 2023Updated 3 years ago
- The memory model was leveraged from micron.☆28Mar 24, 2018Updated 7 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆75Oct 7, 2022Updated 3 years ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆31Jul 21, 2025Updated 6 months ago
- PCIe System Verilog Verification Environment developed for PCIe course☆13Mar 26, 2024Updated last year
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 2 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- PCIE 5.0 Graduation project (Verification Team)☆100Jan 27, 2024Updated 2 years ago
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 12 years ago
- This repository contains solutions to the practice problems available on the HDLBits platform, which cover a wide range of topics in Digi…☆12Apr 24, 2023Updated 2 years ago
- PREEMPT_RT Linux for Real-time Edge Software☆12Dec 18, 2025Updated last month
- Cadence Audio Framework - Hostless☆13Apr 12, 2022Updated 3 years ago
- DMA Project using Verilog HDL☆13Dec 26, 2019Updated 6 years ago
- ☆10Oct 16, 2023Updated 2 years ago
- ☆11May 8, 2022Updated 3 years ago
- Structured UVM Course☆58Jan 4, 2024Updated 2 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆11May 17, 2024Updated last year
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆13Sep 18, 2025Updated 4 months ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆11Jan 5, 2018Updated 8 years ago
- Building a Computer From Scratch with verilog☆11Feb 6, 2026Updated last week
- ☆14Mar 26, 2025Updated 10 months ago
- Design and UVM Verification of an ALU☆10Jun 14, 2024Updated last year
- XMOS Parallel Audio DSP example☆10May 4, 2011Updated 14 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- Lightweight SBOM CVE analysis tool☆24Updated this week