KOTHAVANI / 100-Days-of-RTL-code
☆40Updated last year
Alternatives and similar repositories for 100-Days-of-RTL-code:
Users that are interested in 100-Days-of-RTL-code are comparing it to the libraries listed below
- ☆16Updated last year
- Architectural design of data router in verilog☆29Updated 5 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆23Updated last year
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆75Updated last year
- ☆109Updated last year
- ☆43Updated 3 years ago
- ☆10Updated last year
- System Verilog using Functional Verification☆10Updated last year
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆27Updated 6 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆88Updated last year
- Synchronous FIFO Testbench☆10Updated 3 years ago
- Verification IP for I2C protocol☆41Updated 3 years ago
- ☆16Updated last year
- A complete UVM TB for verification of single port 64KB RAM☆15Updated 4 years ago
- UVM and System Verilog Manuals☆41Updated 6 years ago
- UART design in SV and verification using UVM and SV☆43Updated 5 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆44Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆25Updated last year
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆12Updated 3 months ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- Verification IP for APB protocol☆62Updated 4 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- Describes the best coding practices and guidelines☆11Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆49Updated 4 years ago