UndefeatedSunny / VLSI-Interview-QuestionsLinks
Digital Design verilog tricky problems having industry standards
☆23Updated 4 years ago
Alternatives and similar repositories for VLSI-Interview-Questions
Users that are interested in VLSI-Interview-Questions are comparing it to the libraries listed below
Sorting:
- A collection of commonly asked RTL design interview questions☆31Updated 8 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆80Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆61Updated 2 years ago
- This repo provide an index of VLSI content creators and their materials☆150Updated 10 months ago
- Architectural design of data router in verilog☆31Updated 5 years ago
- ☆16Updated last year
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆14Updated 5 months ago
- ☆41Updated last year
- UVM and System Verilog Manuals☆43Updated 6 years ago
- ☆111Updated last year
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆130Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆19Updated last month
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆127Updated 4 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆11Updated 10 months ago
- opensource EDA tool flor VLSI design☆33Updated last year
- ☆43Updated 4 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆91Updated last year
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆42Updated 4 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆49Updated 11 months ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆104Updated 5 months ago
- ☆16Updated last year
- A complete UVM TB for verification of single port 64KB RAM☆16Updated 4 years ago
- ☆19Updated last year
- AXI DMA 32 / 64 bits☆113Updated 10 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆48Updated 4 years ago
- Implementation of RISC-V RV32I☆19Updated 2 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆12Updated 11 months ago