Digital Design verilog tricky problems having industry standards
☆45Jul 30, 2020Updated 6 years ago
Alternatives and similar repositories for VLSI-Interview-Questions
Users that are interested in VLSI-Interview-Questions are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Low Power VLSI Design Concepts & Interview Questions for Top Semiconductor MNCs☆12Jan 12, 2023Updated 3 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆40Jul 23, 2023Updated 3 years ago
- A collection of commonly asked RTL design interview questions☆62May 2, 2017Updated 9 years ago
- 关于数字IC的笔试面试题☆16Nov 17, 2019Updated 6 years ago
- For aspiring hardware engineers out there.☆99Mar 16, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 8-bit RISC Processor on Logisim☆14Oct 1, 2020Updated 6 years ago
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆41Oct 6, 2026Updated last week
- HackerRank test solutions for FPGA engineer interview at Optiver☆18Jun 7, 2020Updated 6 years ago
- A Rust backend crate for the popular card game, Blackjack, designed to also be compiled for linking with C☆11Sep 17, 2019Updated 7 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- Analysis and firmware suggestion for cheap chinese USB2CAN adapter based on STM32F103☆11Dec 12, 2017Updated 8 years ago
- A tutorial of cool make trick to deal with a messy source code.☆10Jul 9, 2021Updated 5 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆25Mar 7, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆17Apr 12, 2020Updated 6 years ago
- ☆18Jul 30, 2021Updated 5 years ago
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆11Jun 7, 2020Updated 6 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 6 years ago
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated 2 years ago
- An Energy-Efficient Spiking Neural Network for Finger Velocity Decoding for Implantable Brain-Machine Interface☆12Apr 12, 2022Updated 4 years ago
- Verilog Project☆24Aug 30, 2021Updated 5 years ago
- Play a casual game of blackjack in the terminal. Written in Rust. 🂱🂫☆13Aug 22, 2022Updated 4 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Aug 19, 2026Updated last month
- Effective Functions for mixed model☆13Jul 10, 2024Updated 2 years ago
- A cache simulator, using the C++ language, to simulate a direct-mapped, fully associative and set-associative cache. It has a set of memo…☆24May 24, 2017Updated 9 years ago
- Ultrasonic Sensor Library For Proteus☆12Mar 8, 2020Updated 6 years ago
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 7 years ago
- High-level synthesis (HLS) implementation of Sparse Matrix Vector Multiplication☆20Feb 17, 2022Updated 4 years ago
- Project in course “FPGA Design for Communication Systems”☆16Dec 30, 2023Updated 2 years ago
- FastFeedForward Networks☆20Dec 8, 2023Updated 2 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Academic project for the course of Digital Systems Design. The aim of the project was to design and implement an IIR audio filter on FPGA☆12Mar 29, 2018Updated 8 years ago
- SystemVerilog Example Files☆11Jan 15, 2013Updated 13 years ago
- Electrical and Computer Engineering project portfolio☆42Sep 22, 2024Updated 2 years ago
- Collection of notes and resources I created for some of the classes I took at CMU.☆15Jul 6, 2021Updated 5 years ago
- ☆12Nov 1, 2023Updated 2 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆18Mar 17, 2019Updated 7 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago