Digital Design verilog tricky problems having industry standards
☆28Jul 30, 2020Updated 5 years ago
Alternatives and similar repositories for VLSI-Interview-Questions
Users that are interested in VLSI-Interview-Questions are comparing it to the libraries listed below
Sorting:
- A collection of commonly asked RTL design interview questions☆38May 2, 2017Updated 8 years ago
- For aspiring hardware engineers out there.☆83Mar 16, 2025Updated 11 months ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Jun 7, 2020Updated 5 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- SystemVerilog Example Files☆11Jan 15, 2013Updated 13 years ago
- Voice Recognition using FPGA-Based Neural Networks☆15Jul 6, 2016Updated 9 years ago
- All you need to make an intercom with raspberry pi (not finished yet)☆14Feb 11, 2026Updated 3 weeks ago
- ☆12Nov 1, 2023Updated 2 years ago
- Binance Smart Chain Node☆10Apr 18, 2021Updated 4 years ago
- Use openai whisper to transcribe your voice into written text completely locally in one command☆11Dec 7, 2023Updated 2 years ago
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 6 years ago
- A Rust backend crate for the popular card game, Blackjack, designed to also be compiled for linking with C☆11Sep 17, 2019Updated 6 years ago
- High-level synthesis (HLS) implementation of Sparse Matrix Vector Multiplication☆19Feb 17, 2022Updated 4 years ago
- An Energy-Efficient Spiking Neural Network for Finger Velocity Decoding for Implantable Brain-Machine Interface☆12Apr 12, 2022Updated 3 years ago
- SPIE Medical Imaging 2019 Notes By Hao☆15Feb 26, 2019Updated 7 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 5 years ago
- ☆15Jul 5, 2017Updated 8 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- 手把手教你 mint NFT☆16May 27, 2022Updated 3 years ago
- ☆15Jul 30, 2021Updated 4 years ago
- Verilog implementation of pipelined cpu☆12Feb 8, 2021Updated 5 years ago
- HackerRank test solutions for FPGA engineer interview at Optiver☆15Jun 7, 2020Updated 5 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆23Jul 12, 2023Updated 2 years ago
- Play a casual game of blackjack in the terminal. Written in Rust. 🂱🂫☆13Aug 22, 2022Updated 3 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated last month
- Arbitrage bot for trading between T1 and the reserve currency on bonded stablecoins☆16Mar 2, 2021Updated 5 years ago
- ☆18Sep 11, 2018Updated 7 years ago
- ☆23Nov 4, 2023Updated 2 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- Embedded System Software Interview Prep Code☆16Jan 24, 2026Updated last month
- Reads event logs on new pair creation on Pancake Swap - BSC |||| Also contains OSx SSL fix for websockets☆16Aug 14, 2021Updated 4 years ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago
- An optimized LMS algorithm☆19Jul 23, 2019Updated 6 years ago
- INT-Q Extension of the CMSIS-NN library for ARM Cortex-M target☆18Jan 10, 2020Updated 6 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆32Sep 16, 2023Updated 2 years ago
- Final project for Computer Architecture FA16☆20Jan 5, 2017Updated 9 years ago