UndefeatedSunny / VLSI-Interview-QuestionsLinks
Digital Design verilog tricky problems having industry standards
☆26Updated 5 years ago
Alternatives and similar repositories for VLSI-Interview-Questions
Users that are interested in VLSI-Interview-Questions are comparing it to the libraries listed below
Sorting:
- A collection of commonly asked RTL design interview questions☆36Updated 8 years ago
- 100 Days of RTL☆402Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆165Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆70Updated 3 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆133Updated 4 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆219Updated 6 months ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated 2 years ago
- Implementation of CNN using Verilog☆230Updated 8 years ago
- ☆117Updated last year
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆113Updated 11 months ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆25Updated 10 months ago
- Architectural design of data router in verilog☆31Updated 5 years ago
- Reference examples and short projects using UVM Methodology☆283Updated 3 years ago
- Awesome ASIC design verification☆333Updated 3 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆101Updated 2 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆22Updated 3 months ago
- UVM and System Verilog Manuals☆45Updated 6 years ago
- AMBA bus lecture material☆482Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆171Updated last year
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆422Updated 4 months ago
- ☆17Updated last year
- Source code repo for UVM Tutorial for Candy Lovers☆202Updated 8 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆55Updated last year
- This is the main repository for all the examples for the book Practical UVM☆210Updated 5 years ago
- training labs and examples☆438Updated 3 years ago
- UVM examples and projects☆149Updated 5 months ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆186Updated 7 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆40Updated last year
- ☆22Updated 2 years ago