Digital Design verilog tricky problems having industry standards
☆29Jul 30, 2020Updated 5 years ago
Alternatives and similar repositories for VLSI-Interview-Questions
Users that are interested in VLSI-Interview-Questions are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 关于数字IC的笔试面试题☆14Nov 17, 2019Updated 6 years ago
- A collection of possible interview questions for ASIC PD position☆25Nov 12, 2020Updated 5 years ago
- A collection of commonly asked RTL design interview questions☆39May 2, 2017Updated 8 years ago
- For aspiring hardware engineers out there.☆84Mar 16, 2025Updated last year
- HackerRank test solutions for FPGA engineer interview at Optiver☆16Jun 7, 2020Updated 5 years ago
- A Rust backend crate for the popular card game, Blackjack, designed to also be compiled for linking with C☆11Sep 17, 2019Updated 6 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- Voice Recognition using FPGA-Based Neural Networks☆15Jul 6, 2016Updated 9 years ago
- ☆15Jul 30, 2021Updated 4 years ago
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Jun 7, 2020Updated 5 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 5 years ago
- Play a casual game of blackjack in the terminal. Written in Rust. 🂱🂫☆13Aug 22, 2022Updated 3 years ago
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 6 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated 2 months ago
- ☆15Jul 5, 2017Updated 8 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆23Jul 12, 2023Updated 2 years ago
- High-level synthesis (HLS) implementation of Sparse Matrix Vector Multiplication☆19Feb 17, 2022Updated 4 years ago
- An Energy-Efficient Spiking Neural Network for Finger Velocity Decoding for Implantable Brain-Machine Interface☆12Apr 12, 2022Updated 3 years ago
- A cache simulator, using the C++ language, to simulate a direct-mapped, fully associative and set-associative cache. It has a set of memo…☆22May 24, 2017Updated 8 years ago
- INT-Q Extension of the CMSIS-NN library for ARM Cortex-M target☆18Jan 10, 2020Updated 6 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated last year
- Collection of notes and resources I created for some of the classes I took at CMU.☆14Jul 6, 2021Updated 4 years ago
- SystemVerilog Example Files☆11Jan 15, 2013Updated 13 years ago
- MCU Space Initialization☆28Nov 14, 2015Updated 10 years ago
- ☆12Nov 1, 2023Updated 2 years ago
- A basic implementation of an arbitrager to arbitrage between Uniswap and Sushiswap.☆10Dec 17, 2021Updated 4 years ago
- 仿微信朋友圈大图下拉返回☆18Feb 6, 2018Updated 8 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- A Raspberry Pi intercom - Gofore hackathon project☆11Aug 18, 2020Updated 5 years ago
- A collection of tips, tricks, solutions, hacks that may or may not be found online.☆22Jan 12, 2025Updated last year
- Binance Smart Chain Node☆10Apr 18, 2021Updated 4 years ago
- Embedded System Software Interview Prep Code☆17Jan 24, 2026Updated 2 months ago
- PositNN - Framework for training and inference with neural nets usings posits☆20Jan 22, 2022Updated 4 years ago
- UVM agents☆86May 26, 2017Updated 8 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆32Sep 16, 2023Updated 2 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 3 years ago
- ☆23Nov 4, 2023Updated 2 years ago