This repository contains solutions to the practice problems available on the HDLBits platform, which cover a wide range of topics in Digital Logic Design using Verilog HDL. The solutions have been written by me and verified to be correct using the HDLBits online tool (Icarus Verilog).
☆13Apr 24, 2023Updated 3 years ago
Alternatives and similar repositories for HDLBits-Verilog-Solutions
Users that are interested in HDLBits-Verilog-Solutions are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DMA Project using Verilog HDL☆15Dec 26, 2019Updated 6 years ago
- The HDL Bits Solutions repository provides answers to the HDL Bits exercises, which are designed for practicing digital hardware design u…☆19Sep 3, 2024Updated 2 years ago
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- Docker Dynamic DNS to use Google Domains, DuckDNS, DynDNS, FreeDNS.afraid and NO-IP☆24May 27, 2024Updated 2 years ago
- Verilog Project☆23Aug 30, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆21Mar 3, 2019Updated 7 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆129Jul 9, 2023Updated 3 years ago
- Quantum simulator of qudits☆21Aug 7, 2026Updated last month
- ☆28Jul 20, 2022Updated 4 years ago
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated 10 months ago
- ☆33Jul 1, 2024Updated 2 years ago
- This repo contains a collection of Verilog+System Verilog+RTL+UVM+Protocols Projects☆30May 23, 2026Updated 3 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆40Nov 6, 2022Updated 3 years ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆41Mar 25, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆43Dec 21, 2025Updated 8 months ago
- Python package for implementing code from my paper "Optimal Design for Universal Multiport Interferometers"☆38Jun 6, 2026Updated 3 months ago
- Tool to create Tock Application Bundles from ELF files.☆18Aug 12, 2026Updated 3 weeks ago
- ☆45Jul 20, 2023Updated 3 years ago
- Semiconductor Packaging Fundamentals☆41May 19, 2025Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆40Jul 23, 2023Updated 3 years ago
- Verilog code to let an iCE40 FPGA drive a HUB75, yet still getting pixel data from sled.☆10May 9, 2018Updated 8 years ago
- A portable parser combinator library that does not require a runtime☆13Sep 16, 2019Updated 6 years ago
- dummy Linux kernel module for education purpose☆12Mar 11, 2015Updated 11 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆44Apr 11, 2025Updated last year
- Example plug-ins for GammaRay☆15Jun 4, 2018Updated 8 years ago
- c++ disassembly library☆15May 22, 2017Updated 9 years ago
- C++, Qt: Remote desktop application based on VNC protocol for Mac OS. One server - multiple clients.☆13Sep 4, 2023Updated 3 years ago
- List of supported protocol decoder for ScanaStudio software☆12Nov 2, 2018Updated 7 years ago
- Design of a 16-Bit CPU using Verilog☆48Jun 11, 2019Updated 7 years ago
- Qt Form generator from Json file☆10Oct 7, 2016Updated 9 years ago
- TCP proxy for debugging ASCII based TCP protocols☆12Jun 4, 2013Updated 13 years ago
- Automatically exported from code.google.com/p/synchronic☆11Nov 8, 2016Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- CuteRest is a REST client tool dedicated for JSON☆11Dec 12, 2023Updated 2 years ago
- Running Python code in SystemVerilog☆73May 8, 2026Updated 4 months ago
- FlowLine2 is a modelling tool supporting Functional Analysis and Business Process Modelling☆16Aug 8, 2022Updated 4 years ago
- AI Shell☆16Feb 1, 2024Updated 2 years ago
- A curated list of ChaiScript Modules and Utilities.☆13Dec 2, 2019Updated 6 years ago
- A tiny Pascal compiler (in Pascal)☆11Aug 21, 2017Updated 9 years ago
- 100Mbit/sec RMII interface for Raspberry Pi Pico☆16Mar 28, 2025Updated last year