Alternatives and similar repositories for rv:

Users that are interested in rv are comparing it to the libraries listed below

• tomverbeure / gdbwave
  GDB server to debug CPU simulation waveform traces
  ☆42Updated 2 years ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆59Updated this week
• lowRISC / muntjac
  64-bit multicore Linux-capable RISC-V processor
  ☆83Updated 4 months ago
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆37Updated 2 months ago
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆102Updated 3 weeks ago
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆30Updated 9 months ago
• pulp-platform / culsans
  Tightly-coupled cache coherence unit for CVA6 using the ACE protocol
  ☆29Updated 8 months ago
• stnolting / neorv32-riscof
  ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆30Updated this week
• ucb-bar / libgloss-htif
  A libgloss replacement for RISC-V that supports HTIF
  ☆27Updated 8 months ago
• riscv / riscv-aclint
  ☆42Updated 3 years ago
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆37Updated this week
• riscv-software-src / riscv-unified-db
  Machine-readable database of the RISC-V specification, and tools to generate various views
  ☆31Updated this week
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆138Updated 2 months ago
• riscvarchive / riscv-zicond
  The ISA specification for the ZiCondOps extension.
  ☆19Updated 9 months ago
• kuopinghsu / srv32
  Simple 3-stage pipeline RISC-V processor
  ☆137Updated 7 months ago
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 2 years ago
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆65Updated this week
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆79Updated this week
• westerndigitalcorporation / swerv_eh1_fpga
  FPGA reference design for the the Swerv EH1 Core
  ☆69Updated 5 years ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆49Updated last week
• pulp-platform / pulp_soc
  pulp_soc is the core building component of PULP based SoCs
  ☆79Updated 5 months ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆64Updated 9 months ago
• riscv-software-src / riscof
  ☆70Updated 3 months ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆42Updated last month
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆123Updated this week
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆77Updated 3 months ago
• ee-uet / UETRV-PCore
  Linux Capable 32-bit RISC-V based SoC in System Verilog
  ☆58Updated 2 months ago
• aswaterman / trainwreck
  Original RISC-V 1.0 implementation. Not supported.
  ☆41Updated 6 years ago
• zero-day-labs / riscv-iommu
  IOMMU IP compliant with the RISC-V IOMMU Specification v1.0
  ☆83Updated 2 weeks ago
• s094392 / riscv-bare-metal
  A RISC-V bare metal example
  ☆45Updated 2 years ago